


-- COMPACT DISC PLAYER
DP-1510
 SERVICE MANUAL

KENWOOD

©1989-7 PRINTED IN JAPAN
 B51-3804-00(B)2971



J: Japan made
 S: Singapore made

In compliance with Federal Regulations, following are reproductions of labels on, or inside the product relating to laser product safety.

KENWOOD-Corp. certifies this equipment conforms to DHHS Regulations No. 21 CFR 1040.10, Chapter 1, Subchapter J.

**DANGER : Laser radiation when open and interlock defeated.
 AVOID DIRECT EXPOSURE TO BEAM.**

Caution:

The Mechanism ass'y used with the DP-1510 varies in two types depending on the manufacturing location. (Japan, Singapore)


* Refer to parts list on pg e 114.

DP-1510

CONTENTS

CONTROL AND INDICATORS.....	3
DISASSEMBLY FOR REPAIR.....	4
BLOCK DIAGRAM.....	11
CIRCUIT DESCRIPTION.....	11
1. Component Function	12
2. Set Mode Flow Chart.....	14
3. Test Mode.....	15
4. Microprocessor.....	17
μ PD 75212ACW-099i.....	17
5. RF, Servo IC (TAB10 IN).....	19
6. Digital Signal Processing LSI (TC9200BF).....	32
7. Servo Processor (TC9201BF).....	44
8. Digital Filter (PD00036).....	86
9. D/A Converter (PCM56 P-L-1).....	89


CONTROLS AND INDICATORS




Caution:
The Mechanism assembly used with the DP-1510 varies in two types depending on the manufacturing location.
(Japan, Singapore)

DISASSEMBLY FOR REPAIR JAPAN MADE


- 1. Removing the Control Unit**
- Remove the case beforehand. There is no need to remove the stand-offs or holder.
 - Remove the tray panel by sliding it upward ①.



- Push tray in the direction of ②.
- Remove the three screws ③ and unlatch the four hooks ④ and remove the front panel ⑤.




- Remove the two screws ⑦ and the headphone board screw ⑧ to remove the sub-panel ⑨.





DISASSEMBLY FOR REPAIR JAPAN MADE


- 5) Remove the three screws ⑨, unlatch the seven hooks ⑩ and remove the control unit ⑪.



- 2. Removing the Tray**
- First open the tray and switch power off.
 - Slowly push the tray inwards ⑬. There will be a point where the gear will be at a point where it will be free ⑭.
 - Push the tray toward yourself while pushing outward from the back ⑮.



- 4) Unlatch the two stopper hooks ⑯.




JAPAN MADE

JAPAN MADE

**DISASSEMBLY FOR REPAIR
JAPAN MADE**


- 5) When removing the tray, the stopper hooks will latch onto the sub-unit. Remove by tilting the tray upward as in ⑤.




2.1. When there is no power, or the tray does not come out even if OPEN is pressed.

- 1) Insert a screw driver through the slit in the bottom plate and push the lever forward ①.


- 2) The tray will move forward a little and the gear will be freed so the tray can be pulled out ②.





- 3. Replacing the tray**
- 1) Move the gear into the same position as A.
 - 2) Push the tray in on the guides on both sides of the slot.
 - 3) Turn on the power and switch MD Assy to UP.
 - 4) Push the tray OPEN/CLOSE KEY to confirm normal movement.

**DISASSEMBLY FOR REPAIR
JAPAN MADE**

- 4. Removing the Pick-up**
- 1) Remove the two screws ① and take off the metal clamp.



- 2) Remove the gear after taking off the ring stopper ②.
 - 3) Remove the two clamps ③.
 - 4) Remove the Pick-up as shown in the diagram ④.
- Note 1) Replacement of the Pick-up**
- Make sure that clamp and the guide of the Pick-up meet A.
 - Keep the two cords coming out of the Pick-up as far away from each other as possible B.
- Note 2) When changing the Pick-up**
- To protect the Laser Diode (LD) of the service part Pick-up (J91-0385-08), the LD shortland C is shorted with solder. When changing this part, remove the solder only after the connector has been connected.



JAPAN MADE

DISASSEMBLY FOR REPAIR SINGAPORE MADE

DISASSEMBLY FOR REPAIR SINGAPORE MADE


1. Removing and Installing the Tray

1-1. Removing the Tray


- Open the disc tray and turn the power OFF.
- 1. Push the tray gradually into the unit (①) by your hand. In this condition, the gear will be released (②).
- 2. Push the rear end of the tray toward the front to remove the tray until it stops (③).

1-2. Installing the Tray


- 1. Set the gear to the position (A) shown in the diagram.
- 2. Insert the tray along with the guide rails on the both sides.



3. Remove the two screws (④) of the tray stopper.
4. Draw out the tray (⑤).




Note : When the power can not be turned ON, or when the tray can not be opened by pressing the OPEN key :
 1) Rotate the control cam by a screwdriver, etc. set into the hole on the bottom plate of the unit as shown (①).
 2) When the tray is comes out slightly, the gear is released. Then take out the tray toward the front (②).



2. Installing the Loading Gear

2-1. Installing the Drive Gear


- Align the drive gear with the cutout section of the control cam to install it.



DISASSEMBLY FOR REPAIR SINGAPORE MADE

3. Removing the Pickup

- * Remove the tray.
- 1. Remove the two screws (①) and remove the catch of the clamer.



- 2. Remove one screw and take out the gear (②).

- 3. Remove the two shaft clamper (③).

- 4. Remove the pickup in the direction of the arrow (④).



Note 1 : When installing the pickup :

- Install the pickup so that the metal fittings are engaged with the guide of the pickup (A).


- Keep the flat cable from the pickup away from the unit as far as possible (B).

Note 2 : When the pickup has been replaced :

- For the protection of the laser diode (LD), the LD short land of the pickup may be shorted. If so, after connecting the connector, unsolder the short land (C).



BLOCK DIAGRAM



CIRCUIT DESCRIPTION

1. Component Functions

1-1. Control Circuit Unit (X29-1990-00)


Components			Part No.	Use/Function	Operation/Condition/Interchangeability	Components	Part No.	Use/Function	Operation/Condition/Interchangeability
IC1	MS223P	OP AMP		Deviator Amplifier of the APC circuit		IC13, 14	PCM56F-L-1	D/A Converter	16 bit D/A Converter
Q1	2SC5246	Transistor		Constant Current/Voltage Ripple Filter for +5 V of the APC circuit		IC15, 16	NJM4565D	OP AMP	Seventh LPF AMP
Q2	2SC545 (A) (Q, R)	Transistor		Constant Current/Voltage Deviation amplifier for -5 V of the APC circuit		IC17	μ PD752/2ACW-099	Microprocessor	Control of Display, Input processing of each KEY and Servo IC
C3	2SC1740S (Q, R)	Transistor		Constant Current/Voltage Deviation amplifier for -5 V of the APC circuit		IC18	MZ18P	OP AMP	OP AMP for headphones
C4	2SA733 (A) (Q, P)	Transistor		Constant Current/Voltage Ripple Filter for -5 V of the APC circuit		Q1	DT124EN	Digital Transistor	Inverting Circuit to drive Q2
C5	2SA533S (Q, R)	Transistor		ON/OFF Control Switch of the Laser of the APC circuit (When LDON is "L" then OFF, and when "H" then ON)		Q2	DT124EN		Switch to stop control of the Data Slice Level during STOP
	2SA733 (A) (Q, P)	Transistor		Laser drive transistor of the APC circuit		Q4	2SC3940A	Transistor	Focus Coil Drive
	2SA533S (Q, R)	Transistor				Q5	2SC772 (Q, P)		
						Q6	ST341M	Driver	Driver for Feed, Tray and Tracking Control
						Q7	2SC3940A	Transistor	Disc Motor Drive
						Q8	2SA1534A		
						Q9	DT124EN	Digital Transistor	For Transistor Reset
						Q10	DT124EN		ON/OFF Switch for De-emphasis
						Q11	2SD1944	Ripple Filter	Ripple Filter to stabilize the +5 V power
						Q12	2SA954 (L, M)	Ripple Filter	Ripple Filter to stabilize the -5 V power
						Q13	2SA954 (L, M)	Ripple Filter	Wide use supply voltage control (-30V)
						Q14	2SK246 (Y, GR)	FET	FET for +6 V
						Q15	2SA954 (L, M)	Ripple Filter	Ripple Filter to stabilize the +6 V power
						Q16	2SC2003 (L, M)	Ripple Filter	Ripple Filter to stabilize the -6 V power
						Q17	2SC3945 (A) (Q, P)	Switch	Muting switch
						Q18	2SC3945 (A) (Q, P)	Switch	De-emphasis switch
						Q19, 20	2SC2878 (B)	Switch	De-emphasis switch
						Q21, 22	2SC2878 (B)	Switch	Muting switch

1-2. CD Player Unit (X32-1400-10)


Components			Part No.	Use/Function	Operation/Condition/Interchangeability	Components	Part No.	Use/Function	Operation/Condition/Interchangeability
IC1	TAB01N	RF Servo IC		Producing of and Data Slicing of the Focus Area AMP, Tracking Area AMP, and RF Sub-beam Signal AMP for the FFM Summing Signal		IC1	TC9201BF	Servoprocessor	CLV Control of the Feed Servo, Search Control and Disc Motor
IC2	NJM2058D	OP AMP		OP AMP for (1/4) VREF		IC2	TC9200BF	LSI Digital Signal Processor	EFM Signal Demodulator, Error Detector, Correction
IC3	NJM4556D	OP AMP		(2/4) Focus Coil Drive (3/4) Tracking Coil Drive (4/4) Feed Motor Drive		IC3	LC3518BSL-15	16K RAM for Signal Processing	
IC4	NJM4556D	OP AMP				IC4	NJM4556D	OP AMP	(1/2) Tracking Coil Drive (2/2) Disc Motor Drive
IC5	NJM4556D	OP AMP				IC5	NJM4556D	OP AMP	(1/2) Tracking Coil Drive (2/2) Feed Motor Drive
IC6	NJM4556D	OP AMP				IC6	NJM4556D	OP AMP	(1/2) Tray Motor Drive (2/2) OP AMP for Producing the Reset Signal
IC7	NJM4556D	OP AMP				IC7	TC74HC02AP	NOR GATE	(1/4) Inverter for the LROK Signal (2/4) Inverter for 16.9344 MHz
IC8	NJM4556D	OP AMP				IC8	TC74HC02AP	D FLIP/FLOP	(3/4) Inverter for Bit Clock (4/4) Inverter for Bit Clock
IC9	TC74HC02AP					IC9	PD0036	Digital Filter	Eight Times Over Sampling Digital Filter
IC10	TC74HC74AP					IC10	TC74HC74AP		(1/2) OP AMP for the LROK Latch
IC11	TC74HC74AP					IC11	NJM4568D	OP AMP	(1/2) OP AMP for -5 V
IC12	NJM4568D	OP AMP				IC12	NJM4568D		(2/2) OP AMP for +5 V

CIRCUIT DESCRIPTION**CIRCUIT DESCRIPTION****2. Set Mode Flow Chart**

2-1. Flow Chart after POWER ON

**3. Test Mode****3-1. Selection of Test Mode**

Different from normal microprocessors, when in Set Mode (normal conditions), it is possible to set the IC so that it is in Test Mode all the time. This is done by shorting the Test Pin (this will only work when there is a Disc loaded!). Also, even if the Test Pin is shorted during POWER ON, the microprocessor will be in Testing Mode as usual.



CIRCUIT DESCRIPTION


3-2. Enable Keys and Functions in Test Mode

No.	Key name	Function	TRACK NO. display
1	PLAY	ON ON ON	0 5
2	CHECK	1 Focus servo.....ON 2 Tracking servo.....OFF 3 Feed servo.....OFF	0 3
3	CLEAR	1 Focus servo.....ON 2 Tracking servo.....ON 3 Feed servo.....OFF	0 4
4	STOP.	1 Focus servo.....OFF 2 Tracking servo.....OFF 3 Feed servo.....OFF	0 1
5	REPEAT	1 Tray open 2 LaserON The REPEAT function will be cancelled when tray is pushed in and closed. Display TRACK NO. will be " "	0 2
6	►	During STOP, the pick-up will move a little outward. When feed servo ON, track gain is "H".	
7	◀	During STOP, the pick-up will move a little inward. When feed servo ON, track gain is "L".	
8	►►	All FL display lit.	
9	◀◀	All FL display OFF	
10	10 KEY (0-9)	Will jump only the following tracks	
11	OPEN/CLOSE	If tray is closed after open, TRACK NO. 2, 6, 7, 8, 10, 13, 22 will be programmed and the test mode will be cancelled.	
12	P. MODE	TRACK NO. 2, 6, 7, 8, 10, 13, 22 will be programmed and the test mode will be cancelled.	


Note: While in test mode, since tact key and the printed circuit board are being tested, the TRACK NO. will not be displayed.

4. Microprocessor μ PD75212ACW-099
(X32-1400-10; IC17)

4.1. Pin Connection Diagram



4-2. Block Diagram



CIRCUIT DESCRIPTION**CIRCUIT DESCRIPTION****4-3. Port Function Description**


Pin No.	Port name	v _O	Function name	Operation
1~2	S3~S0	0	d~a	fL Segment Control Pin fused together with KEY SCAN SIGNAL
5	P0/INT4	1	NC	No Connection
6	P01/SCK	1	NC	No Connection
7	P02/SO	1	NC	No Connection
8	P03/SI	1	NC	No Connection
9	P10/INT0	1	RCI	Remote Control Input Pin
10	P11/INT1	1	NC	No Connection
11	P12/INT2	1	TEST	Test Mode Input Pin ("H" Active)
12	P13/TIO	1	NC	No Connection
13	P20	0	RMUTE	Analog Mute Control Pin ("L" Active)
14	P21	—	NC	No Connection
15	P22	0	DAC0	TC9201BF DA/CO Control Pin
16	P23	0	BUCK	TC9201BF BUCK Control Pin
17	P30	—	NC	No Connection
18	P31	—	SLTSW	Sled Limit Switch ("L" most inward)
19	P32	—	OPNSW	Tray OPEN Switch (when OPEN: "L")
20	P33	—	CLSSW	Tray CLOSE Switch (when CLOSE: "L")
21	P60	I/O	BUSY	Serial BUSY Signal Input Pin
22	P61	I/O	SDATA	Serial DATA Signal Input Pin
23	P62	0	CLSM	Tray Motor CLOSE Pin
24	P63	0	OPNM	Tray Motor OPEN Pin
25~28	P40~P43	I/O	BUS0~BUS3	TC9201BF DATA Input Pin
29	PPO	—	NC	No Connection
30	X1	1	X1	System Clock Input Terminal
31	X2	—	X2	System Clock Input Terminal
32	Vss	—	Vss	GND
33~34	XT1,XT2	—	NC	No Connection
35~38	P50~P53	—	KD0~KD2	KEY RETURN for KEY MATRIX Input Pin
39	RESET	1	RESET	RESET Input Pin ("L" Active)
40~48	T0~T8	0	G9~G1	fL DIGIT Control Pin
49	T9	—	NC	No Connection
50~53	PH3~PH0	—	NC	No Connection
54~55	S11,S10	0	1.k	fL Segment Control Pin
56	VLOAD	—	VLOAD	Negative Voltage for fL Drive (-29V)
57	VPRE	—	VPRE	fL Predriver voltage
58~63	S9~S4	0	j~e	fL Segment Control Pin (used together with KEY SCAN SIGNAL)
64	Vdd	—	Vdd	Power (+5V)

5. RF, Servo IC TAB101N (X32-1400-10:IC1)

The TAB101N IC was developed for the Focus Tracking Servo CD Player Pick-up Three-Beam Method. When used with the Servoprocessor TC9201BF, with the use of very few external components, a Servo system can be constructed to process the Servosignals.

- Being able to produce the Focus Error, Tracking Error, EFMI RF and Sub-beam Signals internally very few external components are needed.
- In the exchange of data with the Servoprocessor TC9201BF, it is to achieve smooth Focus and Tracking Servo control with the Pick-up.
- There is an internal Data Slice Circuit

Note: In the operation diagram, the C and R numbers differ from those actually used in the circuit.

5-1. Block Diagram

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

5-2. Pin Connections

Pin No.	Part name	I/O	Operation
1, 2	FS1, FS2	I	MAIN BEAM (I-V) CONVERTER INPUT PIN
3	VREF	O	REFERENCE VOLTAGE SUPPLY OUTPUT PIN (+2.2 V)
4	TS1	I	SUB-BEAM (I-V) CONVERTER INPUT PIN
5, 6	TS1F, TS2F	O	SUB-BEAM (I-V) CONVERTER OUTPUT PIN
7	TS2	I	SUB-BEAM (I-V) CONVERTER INPUT PIN
8	Vcc	-	POWER (+5 V)
9	RFN	I	RF AMP ANTI-PHASE INPUT PIN
10	RFO	O	RF AMP OUTPUT PIN
11	RFI	I	RF SIGNAL INPUT PIN
12	SLP	I	POSITIVE PHASE SLICE LEVEL CONTROL AMP PIN
13	SLN	I	ANTI-PHASE SLICE LEVEL CONTROL AMP PIN
14	GND	-	GND PIN
15	EPMO	O	EFM SIGNAL DATA SLICE OUTPUT PIN, OPEN COLLECTOR OUTPUT
16	ZC12	I	POSITIVE PHASE STATUS COMPARATOR INPUT PIN
17	ZC2	O	STATUS COMPARATOR OUTPUT PIN, OPEN COLLECTOR OUTPUT
18	ZCL1	I	POSITIVE PHASE STATUS COMPARATOR INPUT PIN
19	ZC1	O	STATUS COMPARATOR OUTPUT PIN, OPEN COLLECTOR OUTPUT
20	SEL	I	ANALOG SWITCH CONTROL SIGNAL INPUT PIN
21	TSN	I	ANTI-PHASE TRACKING SERVO AMP INPUT PIN
22	TSO	O	TRACKING SERVO AMP OUTPUT PIN
23	FSD	O	FOCUS SERVO AMP OUTPUT PIN
24	FSN	I	ANTI-PHASE FOCUS SERVO AMP INPUT PIN
25	COSC	O	CONDENSOR CONNECTION FOR THE PRODUCING OF THE FOCUS SEARCH SIGNAL
26	OSCI	I	INTERNAL VOLTAGE SUPPLY CONTROL PIN
27	FEI	I	FOCUS ERROR SIGNAL INPUT PIN
28	FEO	O	FOCUS ERROR AMP OUTPUT PIN
29	FEN	I	ANTI-PHASE FOCUS ERROR AMP INPUT PIN
30	FEP	I	POSITIVE PHASE FOCUS ERROR AMP INPUT PIN

5-3. OUTLINE

The Focus Tracking Servo IC for the Pick-up AMP in the Three-Beam Method, TN8101N, is used with the Servoprocessor TC9201BF.

Also, the TA8101N consists of an RF AMP, Focus AMP, Tracking Error AMP, Focus Error Output AMP (Focus Servo), Tracking Error Output AMP (Tracking Servo), Data Slicer and Status Comparator. The following will explain the operation of these.

CPU PROCESSING DURING POWER ON




Diagram 5-1 shows a simple explanation of the System Mode Division in that the whole stream of the MPU processing of each operation can be seen.

Diagram 5-1 shows a simple explanation of the System Mode Division in that the whole stream of the MPU processing of each operation can be seen.

SEL Element Input	System mode	Status comparator data		Details
		ZC1 side	ZC2 side	
H	Focus gain adjustment	FEI	SBAD	Correction of pick-up dispersion in the focus servo
L	Focus search			Focus servo ON at cross over point
L	Tracking gain adjustment		RFRP	Correction of pick-up dispersion in the tracking servo
HZ	Nomplay, normal play		SBAD	Play (detection of scratches and shocks)
L	Special play	TSO	RFRP	Refer to TC9201BF technical information
L	Tracking search			Song beginning, fast forward, rewind

FEI: focus error signal, SBAD: sub beam summing signal
TSO: tracking error signal, RFRP: RF ripple signal

Diagram 5-1 System Mode Division

CIRCUIT DESCRIPTION

5-4. Operation Information

• RF AMP

The 1/4 pin photodiode output for the Main Beam Detection of the Pick-up Three-Beam Optical Method is shown in Diagram 5-1. Pins FS1 and FS2 of TA8101N are directly connected to the above output so that (B+D) and (A+C) signals are input here. The (B+D) and (A+C) signals are converted from current to voltage in Converter 1a and 1b ($I-V$). The summed signal (A+B+C+D) passes through the RF AMP and is output from the RFO pin. Since the pin photodiode is an equalized constant voltage supply, the circuit is designed so that the insertion loss of the gain to follow:

$$RT(RF) = 3RNf_1 = 3 \times 27 \text{ k}\Omega = 81 \text{ k}\Omega$$

the RFO output will be typically $81 \text{ k}\Omega$ ($R2, C1$ excluded) when the external feedback resistor ($VR1-R1$) of the RF AMP is $27 \text{ k}\Omega$. The insertion loss for FS1 or FS2 to RFO is calculated as follows:

$$RT(RF) = 3RNf_1 = 3 \times 27 \text{ k}\Omega = 81 \text{ k}\Omega$$

• Focus Error AMP

The signal difference $[(A+C) - (B+D)]$ between Converter 1a ($I-V$) and Converter 1b ($I-V$) is output from the FEO pin after passing through the Focus Error AMP. The circuit is designed so that the gain from the Converter ($I-V$) to FEO will have a typical insertion loss of $123 \text{ k}\Omega$ (external resistance is $RNF_2 = VR2 = VR3 = VR4 = 82 \text{ k}\Omega$).

The output from the FEL attenuator is adjusted for focus gain in TC9201BF. From the two analog switches, FEL 1 and FEL 2, it is attenuated to about 0.8 Vp-p. the Pick-up dispersion is corrected and then it is input to the Focus Servo AMP.

$VR2$ is used as the balancer for the Focus Error Signal where the offset is adjusted.

The insertion loss for FS1 or FS2 to FEO is calculated as follows:

$$RT(FE) = 1.5 RNf_2 = 1.5 \times 82 \text{ k}\Omega = 123 \text{ k}\Omega$$




Diagram 5-1 RF AMP Construction




Diagram 5-2 Focus Error AMP Construction

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

Diagram 5-7 shows the timing of each part.




Diagram 5-7 Each Timing of the Focus Servo Signals

A simple explanation of each part is as follows.

1) Triangle Wave Emitting Circuit

The Triangle Wave is emitted in the Oscillator Circuit (COSC) into charge and discharge which is then adjusted in RCSI. From this the reference is set by COSC and RCSI during Focus Search. RSCI is to keep the reference point stable during Focus Search Start where it is the discharge resistor for COSC. Each current Vosc can be calculated as follows:

$$V_{CSI} = \frac{V_{CC}}{2 \cdot R_{CSI} + 10 \times 10^3}, I_{CSI} = \frac{1}{4} \cdot I_{CSI}$$

$$V_{OSC} = I_{CSI} \cdot \frac{R_{SCI}}{1 + \omega_{COSC} \cdot R_{SCI}}$$

Furthermore, during Focus Search, the VOSC Focus Lens should be set at a level where there is ample space to move vertically.

• Tracking Error Output AMP

By inputting the Tracking Error Signal just explained, the Tracking Servo Signal is emitted in reference with VREF. It is designed so that the gain upto the TSO including the TE AMP will have any insertion loss of 540 kΩ. Feedback Resistance: $R_{NF3} = R_9 = R_{10} + V_{F3} = 270 \text{ k}\Omega$, $R_{NF4} = R_{20} + R_{21} = 20 \text{ Kohm}$. (Note: R_{NF1} : does not included R22 and R23).

The level of the TSO amount is set by using the analog switches TEL1 and TEL2 of IC9201BF to do Tracking Gain Adjustment. The TSO output voltage is about 8 Vp-p at this time.

Diagram 5-2 Switch Position

SEL		SW1	SW2	System Mode
H	V _{REF}	ON		Servo Search
HiZ	FEI	OFF		Normal Play
L	FEI	OFF		Search

Diagram 5-7 Each Timing of the Focus Servo Signals

- 2) FSO AMP
- Set the Focus Actuator Gain Characteristics, the Gain together with the Phase Characteristics and the Gain Compensation Reference.
- Control Circuit

This circuit switches the input to the Focus Error Output AMP between Focus Servo and Focus Search signals. The Switch Position is set as in Diagram 5-2. The Switch Position is set with SEL and can correspond to three system modes.

The Focus Search Processing Mode is done after Focus Gain Adjustment as shown in Diagram 5-1 (Page 18). FKC signal is used during Focus Gain Adjustment and FCSI and FBKR signals are used during Focus Search. Normally, FKC, FCSI and FBKR signals are HIZ.

$$RT(TS) = R_{NF3} \times R_{NF4}$$

10×10^3
The insertion loss from TS1 or TS2 to TSO can be calculated as follows:




Diagram 5-9 Tracking Error Output AMP Construction




Diagram 5-8 Triangle Wave Producing Circuit

CIRCUIT DESCRIPTION

Setting of R20 ~ R23 for Tracking Gain Adjustment

The following simply explains the operations for Tracking Gain Adjustment and the method for setting R20 ~ R23.

- 1) Tracking Gain Adjustment Operations are started. TEL1 and TEL2 of TC9201BF become HiZ.
- During Tracking Gain Adjustment the internal Tracking Error Signal of TC9201BF is in Peak Data Hold Mode. The Peak Data achieved is set to the internal resistor.
- As soon as Tracking Gain Adjustment is complete, the Peak Data achieved in TC9201BF is decoded. TEL1 and TEL2 are then set to either one of the conditions shown in Diagram 5-11. (Refer to TC9201BF Technical Information for details)
- 2) Setting Method of R20-R23
 - The peak values of the Tracking Error Signal within the pick-up dispersion during HiZ, are set to within the range of R20 ~ R23 of pins TEL1 and TEL2 as shown in Diagram 5-11.
 - Each Tracking Error Signal within the range is set with R22 and R23 to about 0.4 Vp-p (about 0.8 Vp-p) peak value at the TSQ pin.

The attenuation amount of the Attenuator in Diagram 5-10 is as follows:

$$K_T = \frac{V_{TSO}}{V_{TEO}} = - \left\{ \frac{R20+R21}{20 \times 10^3} + \frac{R20 \cdot R21}{20 \times 10^3} \left(\frac{1}{R22} + \frac{1}{R23} \right) \right\}$$

Diagram 5-11 TEL1 and TEL2 Pin Conditions




Diagram 5-10 Tracking Gain Adjustment Construction

TSO Peak Value (Vp-p)		
TEL1	TEL2	
Hi Z	0.25	
	Hi Z	0.141
VREF		
Hi Z	VREF	0.109
VREF	VREF	0.078
VREF	VREF	0

Diagram 5-12 Data Slicer Construction




Diagram 5-12 Data Slicer Construction




Diagram 5-13 Slice Level Construction

CIRCUIT DESCRIPTION

• Status Comparator

The AD converted data of the FEI, TSO, SBAD and RFRP signals for each mode (in Diagram 5-1, Page 18) is needed internally for TC9201BF. The Status Converter is used for this AD conversion. With the Up/Down Counter and DA Converter in TC9201BF and the Status Converter in TA8101N working together a "Follow-up/Comparator" AD Converter is constructed. Thus the four signals are digitalized (5 bit data) as shown in Diagram 5-14. (Refer to TC9201BF Technical Information for further details).




Diagram 5-14: Status Comparator Construction

Also shown in Diagram 5-14, the circuit is designed so that the Dynamic Range of the Comparator Input is 0 – VREF (+2.2 V). Since the Comparator (CZC) Output is an Open Collector Output, a $10\text{k}\Omega$ Pull-up AMP should be used.




Diagram 5-15: SBAD Signal Emitting Circuit Construction




Diagram 5-16: SBAD Signal Operation Wave Forms
(DFCT1 Black Dot at Read Out Side)
(DFCT2 Interruption in Information Layer.)

The SBAD signal, as shown in Diagram 5-1 (page 18), is selected from the System Mode when needed, passed through the Status Comparator (CZC) and is supplied to the CMOS Servo Processor, TC9201BF.


- 1) Sub-beam Summed (SBAD) Signal Emitting Circuit
The Sub-beam Summed (SBAD) Signal is a Summed Signal of Converter 2a and 2b (II-V) where the Focus ON/OFF Half Normal Signal and the Disc Scratches (drop out) detection information is used.

CIRCUIT DESCRIPTION**6. Digital Signal Processing LSI TC9200BF
(X32-1400-10-IC4)**



The TC9200BF is an LSI developed for Synchronizing Detachment, EFM signal demodulation, Error Detection and Revision. A simple CD Player Processor can be constructed by using the TC9200BF.

- Synchronizing Pattern Detection, Synchronizing Signal Protection and interpolar operation are made possible.

- Equipped with an internal Sub-Code Signal Demodulation Circuit. Interface with the CPU is easily made.
- Using the CIRC Revision Logic, revision capacity of four C1 and two C2 revision sections (complete revision of up to eight frame BUS' Error) are available.
- Equipped with ± 5 Frame Jitter Correction Capacity
- Equipped with an internal Muting Signal Detection Circuit (Smooth Muting Operation with the use of Zero Cross Detection of the output data)
- 12 dB Attenuation is possible.

6-1 Block Diagram**CIRCUIT DESCRIPTION**

- RF Ripple (RFRP) Signal Emitting Circuit: are used for Track Count Information and Search Converged Information. The RF Ripple Signal is achieved by taking the differential of the RF Signal Peak and Bottom Hold Signals. In the actual RF Signal there is Low Frequency Fluctuation but by taking differential the fluctuation is taken out and thus a stabilized RFRP wave form is achieved.
- RF Detection Peak/Bottom Detection: The RF Ripple (RFRP) Signal is On-Track Information that is passed through the Status Converter (CZC) before being supplied to the CMOS Servo Processor, TC9201BF. When needed, the RFRP Signal is selected from the System Mode, as shown in Diagram 5-1 (page 18). During Tracking Gain Adjustment, the Focus ON/OFF Half Normal Information and during Tracking Search, the Tracking Error Signal

(PEAK BOTTOM DET)**Diagram 6-17 RFRP Signal Producing Circuit Construction****Diagram 6-18 RFRP Signal Operation Wave Form**

CIRCUIT DESCRIPTION**CIRCUIT DESCRIPTION****6-2. Pin Configuration**

Pin No.	Port name	I/O	Operation	NOTE: EXTERNAL RAM = 8 BIT × 2K
1 ~ 6	AD4 ~ AD9	O	External RAM Address Signal Output Pin	
7	RW	O	External RAM Read/Write Signal Output Pin	
8	CE	O	External RAM Chip Enable Signal Output Pin	
9	AD10	O	External RAM Address Signal Output Pin	
10 ~ 17	I/O, 7 ~ I/O-0	I/O	External RAM Data Bus Line	
18, 19	TES6, TES4	I	Test Pin. Normally used in "H" or OPEN	
20	EXCK	I	Sub-code P-W and S0+ST1 Data Reading Clock Input Pin	
21	SUBD	I	Sub-code P-W Output Pin. Data set with the internal register at PFCK fall point	
22	Vss	—	GND Pin	
23	Vdd	—	Power (+5 V)	
24	SBOK	O	Sub-code Signal Q Data CRC Check Decision/Result Pin (Normal "H". Error "L")	
25	SUBQ	O	The Decision/Result is output one block prior to the 80-bit Q Data being output.	
26	S0, S1	O	Sub-code Sink S0 and S1 Pin. When Sub-code Sink is detected in S0 or S1, "H" level is output for that frame (PFCK fall is edge synchronized)	
27	PFCK	I	Play Mode Frame Cycle Signal Output Pin. f = 735 kHz (Duty Cycle = about 50%)	
28	PLCK	I	Data Reading Clock Input Pin. Clock produced the PLL Circuit in reference to the RF signal played from the DISC During PLL Phase Clock: 32 MHz (Duty Cycle = 50%)	
29	EFMI	I	EFMI Signal Input Pin. Synchronized to the PLCK and then input.	
30, 31	NC	—	No Connection	
32	SCDA	I	Control Serial Input Pin. Serial Data Input of Each Frame from TC9201BF	
33	SPDA	O	Processor Status Output Pin. Information such as Synchronized conditions in Frame Units. Revised Decision/Result Processing. Memory Buffer Capacity are serial output.	
34	COFS	O	Revision Mode Frame Synchronized Output Pin. f = 7.35 kHz (X1 tal divided)	
35	WDCK	O	Word Clock Output Pin. Clock divided 16 times from BCK. (Duty Cycle = 50%) f = 88.2 kHz	
36	EMPH	O	Specified Emphasis ON/OFF Signal Output Pin. Confirmation of existence of Emphasis for the Q Data Control Bit (When "H", Emphasis ON. When the CRC Decision/Result is confirmed as OK, twice. Emphasis is confirmed.	
37	HOF	O	Output Data Correction Flag Output Pin. Flag added every 8 bits, at the same time as data output. LSB and MSB side are synchronized with the SYCK fall in flag order.	
38	CHCK	O	Channel Clock Output Pin. This is the WDCK clock signal divided twice, when "L" level Lch and when "H" level Rch. Data is output. f = 44.1 kHz (Duty cycle = 50%)	
39	BCK	O	Bit Clock Output Pin. f = 1.4112 kHz (Duty Cycle = 50%)	
40	Dout	O	Data Output Pin. The BCK fall is edge synchronized from the MSB side to be serial output.	
41	SYCK	O	Symbol Clock Output Pin. This is the clock divided eight times from BCK. f = 178.4 kHz (Duty cycle = 50%)	
42	ARTR	O	Rch - Data Aperture Signal Output	
43	APTL	O	Lch - Data Aperture Signal Output	
44	CKBM	O	8M Clock Output Pin. f(xtal) 16.9344 MHz clock divided (twice)	
45	17M0	O	17M Clock Output Pin. f(xtal) 16.9344 MHz Buffer Output	
46	NC	—	No connection	
47	X-O	O		
48	X-I	I	晶振连接端子。The Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency (X ta 16.9344 MHz)	
49	CKSE	I	Clock Selection Pin. When the X-I Input Clock is "H" or OPEN then 16.9344 MHz, when "L" then 8.4672 MHz is selected.	
50 ~ 52	TES1 ~ TES3	I	Test Pin. Normally used in "H" or OPEN.	
53	Vcc	—	Power (+5 V)	
54	Vss	—	GND Pin.	
55	TES6	I	Test Pin. Normally used in "H" or OPEN.	
56 ~ 59	AD0 ~ AD3	O	External RAM Address Signal Output Pin	
60	TES7	I	Test Pin. Normally used in "H" or OPEN	

6-3. Operation Information**6-3.1. EFM Signal Demodulation Mode Block****Operation**

• **Synchronizing Signal Detachment Circuit**
The Synchronizing Signal Detachment Circuit is divided into the Synchronizing Pattern Detection and Synchronizing Signal Protection Interpolating Circuits. The operation of each of these is shown as follows.

1) Synchronizing Pattern Detection Circuit
The detection of whether there are two consecutive patterns of 11T (1T = 1PLCK) from edge to edge in the HF Signal Picked-Up from the Disc is done thus creating the Frame Synchronizing Signal.




Diagram 6-1 Input Signal Timing Chart

CIRCUIT DESCRIPTION

- 2 When a condition where the Frame Synchronizing Signal does not enter R-WIND continues and NSFC output become N, the NSFC operation stops. At the same time the FSFS Output Level changes from "L" to "H" turning on each Correction Circuit.

3 When the FSFS Level changes to "H", R-WIND starts the SET RESET and the Frame Synchronizing Signal is synchronized with IFC.

4 When the Frame Synchronizing Signal is input to R-WIND, it is judged as the Proper Synchronizing Signal and the synchronized NSFS of IFC is cleared. At this time, the FSFS Level changes to "L" and the Input Synchronizing Pattern from the internal system completes synchronizing.

Also, besides the FSFS there is the FSLO Status Flag where FSLO and FSFS are output through the SCDA pin. FSGL and ESGL are input to the SCDA pin from TS9201BF.

WSEG details are available on Page 40.

1) Synchronizing Signal Correction/Interpolarity Circuit
The Frame Synchronizing Signal shown in Diagram 6-1 is used in the internal Demodulation Circuit for synchronization but there is a possibility of miss detection due to the quality of the input signal if the Synchronized Signal is used as it is.
Therefore, the following powerful Synchronizing Signal Detachment Circuit is shown in Diagram 6-2.
The Synchronizing Signal Detachment Circuit is shown in Diagram 6-1 is used for correction of the Proper Frame Synchronizing Signal (Only the Synchronizing Signal input to R-WIND) is used for synchronizing the Demodulation Circuit.

The Synchronizing Signal Detachment Circuit is shown in Diagram 6-2. As is shown in this Diagram, the whole circuit is constructed of a 1/588 Division Circuit, a Gate Signal Producing Circuit (WIND Gen.) and an Off Synchronizing Counter (NSFC). Normally the Gate Signal (R-WIND) produced from the 1/588 Division Circuit is output used for correction of the Proper Frame Synchronizing Signal (Only the Synchronizing Signal input to R-WIND) is used for synchronizing the Demodulation Circuit.


When a non-synchronized condition continues, such as during POWER ON, when a Bus Error occurs or when the PLL circuit is unstable, P-WIND from the WIND Gen. Output and Off Synchronizing Frame Counter (NSFC) are put into operation to effortlessly synchronize the condition. See the following simple explanation for the steps taken in synchronizing.

The setting of the number of times of Off Synchronized Detection, N, is done by selecting one of the 2-bit N = 2, 4, 8, 12 in FCR1 and FSCM.

WSEG	R-WIND Width	
ESGM	ESGL	N
1	1	2
1	0	4
0	1	8
0	0	12

It is possible to change the R-WIND Width with WSEG.

Diagram 6-1



Diacetate 6.2 Synchronizing Signal Detachment Scenario

- 2 When a condition where the Frame Synchronizing Signal does not enter R-WIND continues and NSFC output become N, the NSFC Level operation stops. At the same time the FSFS Output level changes from "L" to "H" turning on each Correction Circuit.
 - 3 When the FSFS Level changes to "H", R-WIND starts the SET RESET and the Frame Synchronizing Signal is synchronized with IFC.
 - 4 When the Frame Synchronizing Signal is input to R-WIND, it is judged as the Proper Synchronizing Signal and the synchronized NSFS of IFC is cleared. At this time, the FSFS Level changes to "L" and the Input Synchronizing signal is cleared.
 - 5 Also, besides the FSFS there is the FSLO Status Flag where FSLO and FSFS are output through the SCDA pin. TSSP20/BF, ESGL and ESSL are input to the SCDA pin from TSSWSEG details are available on Page 40.

ESGM	ESGM	N	WSEG	R: WIND Width
1	1	2	1	± 1 PLCK
1	0	4	0	± 3 PLCK
0	1	8		
0	0	12		

It is possible to change the R: WIND Width with WSEG.

The following simple explanation for the steps taken in synchronization.

The setting of the number of times of Off Synchronized Detection, N, is done by selecting one of the 2-bit N = 2, 4, 8, 12 in FSG1 and FSGM.




Diagram 6-3

- **EFM Signal Demodulation Circuit**
The EFM Signal Demodulation Circuit, with reference to the Main Frame Counter (IFC) of the Synchronizing Detachment Circuit, consecutively demodulates the Sub-Code Signal within each frame and the 32 Symbol Data (Restored to digital signal from EFM) from 14 bits to 8 bits.

4. When the Frame Synchronizing Signal is input to R-WIND, it is judged as the Proper Synchronizing Signal and the synchronized NSFS of IFC is cleared. At this time, the FSPS Level changes to "L" and the input synchronizing pattern from the internal system completes synchronizing.

Also, besides the FSPS there is the FSLO Status Flag where FSLO and FSPS are output through the SCDA pin. ESGM and ESGL are input to the SCDA pin from TS9201-BF.

TSWSEG details are available on Page 40.

ESGM	ESGM	N	WSEG	R: WIND Width
1	1	2	1	± 1 PLCK
1	0	4	0	± 3 PLCK
0	1	8		
0	0	12		

It is possible to change the R: WIND Width with WSEG.

Diagram 6-1




Diagram 6-1




Diagram 6-2 SIBD circuit details

Each condition for the output data is as follows.





Diagram 6-4 Timing Examines [1]: During S11 Detection [On] v Detect S0 one frame before]

Diagram 6.5 Timing Example (2): Normally


CIRCUIT DESCRIPTION**● Sub-code Signal Q Data Demodulation Circuit**

The Sub-code Signal Q Data Demodulation Circuit demodulates the Q Data of the Sub-code Signal in units of 98 frames. It then does Error Detection/Judgement Processing. If it then does Error Detection/Judgement Processing of each data before output.


- SBOK:** The Sub-code Q Data CRCC Check Judgement Result Output is "H" level during No Error. In each system, the Sub-code Synchronizing Signal is synchronized at S0 and S1, so that the Error Detection/Judgement Processing can be done by consecutively reading CRCC 80-bit Q Data. From the SBOK pin Error Detection/Judgement results and from the SUBQ pin the demodulated Q Data are synchronized with the PFCK leading edge and then output.

**Diagram 6-9 Sub-code Q Data Output Timing****● Other**

In the Control Bit Information of the Sub-code Signal Q Data, the Emphasis ON/OFF Judgement Output is output through the EMPH pin. When the level of the EMPH Output is "H", the Emphasis is ON.

**Diagram 6-7 Emphasis ON/OFF Output Timing****6-3-2 Error Detection, Delete and Correction Processing Mode Block Operation Information****● Timing Circuit**


The Clock Signal needed for internal operation is as shown in Diagram 6-8, where that by only connecting a crystal and condensor is all that is necessary.

**Diagram 6-8**Note: Use a crystal with low \square values for best Start-up Characteristics**● RAM Address Control Circuit**

TC9208BF reads modulated input data by use of the external RAM (8-bit \times 2 k) address control and does deinterleave processing.

Input Data Jitter Absorbing Capability for the memory has a capacity of ± 5 frames; constant surveillance (Differential Detection) of the Input and Output Data Rates are provided in the design for best results of the RAM Address Control.

In response to the condition of buffer capacity, the following DIV+ and DIV- signals are output. DIV+ and DIV-

**Diagram 6-9 Control Signal DIV+, DIV-, BUF-OV Output Timing**

It is possible to externally monitor the Buffer Capacity by checking the Data Status Signal Output from the SPDA pin. As shown in Diagram 6-3, three bits, BUF 2 → 0, are output.

BUF2	BUF1	BUF0	Buffer Capacity	BUF2	BUF1	BUF0	Buffer Capacity
1	1	1	-1	0	0	0	+1
1	1	0	-2	0	0	1	+2
1	0	1	-3	0	1	0	+3
1	0	0	-4	0	1	1	+4
0	1	1	-5	1	0	0	+5

Diagram 6-3 Buffer Capacity Output Data

CIRCUIT DESCRIPTION

• C1 and C2 Revision Circuit

Error Detection and Revision Processing in the CD is done in two places, C1 and C2.

1) C1 Detection/Revision Section

For C1 Revision Processing, the Error Detection in each frame of the input data for High Priority Items is done as follows: one High Priority Item is deleted and two or more items are Error Flag Marked (C1 Ep).

2) C2 Detection/Revision Section

The data from C1 Detection/Revision Section is De-interleave Processed and sent to C2 Revision Section. Here, only when the ratio of a miss judgement is low, Revision Processing is done.

Because of this, the C1 Ep marks from C1 Revision Section are used as one judgement information in C2 Revision Section. Here upto two High Priority Items are deleted and three or more errors Correction Flag Marked (C2 Ep) and are moved to the Correction Output Mode.

The C1 and C2 Judgement Results are output through the SPDIF pin as shown in Diagrams 6-4 and 6-5 and are used as Monitor Signals.




Diagram 6-10 Correction Process Operation Example

• Data Correction Output Circuit

The C2 Revision Processed Data is Scramble Processed (including two delay processing), under CD standards by the external RAM Address Control. This data is consecutively read from the external RAM in Output Word Order from the 8 bit LSB side.

The selection of each data between Direct Output, Average Correction Value Output or Prior Point Hold Output is done in reference to the C2 Ep Correction Mark Flags.

An example of the Correction Process Operation is shown in Diagram 6-10.




Diagram 6-11 Muting Operation

• Attenuator Circuit

During Search, Fast Forward, and Reverse operations in the CD Player, there is a need for an Attenuator Circuit to lower the level of "harmful" sound.

A Fixed Attenuation Level of ~ 12 dB enters from the SCDA pin where it is decided whether to attenuate or not. Internal switching is done in accordance to the \sim ATT Signal.

$$\text{When } \sim \text{ATT} = "L", \sim 12 \text{ dB Attenuation}$$

• Muting Circuit

When an abnormal signal enters, it is detected as an Error in the Revision Processing Mode and then eliminated in the Correction Output Circuit. But a certain amount of Bust Error is repeated and that repeated low frequency sound is output. When a long Bust Error is emitted, the direct current signal, a poor quality sound, is output. To avoid the just mentioned phenomenon, these signals are passed through the Muting Circuit.

Correction Mark Flag (HOF)	Output Data	Output Mode
Dn	Dn+1	Dn
0	-	Direct Output
1	0	Dn-1+Dn-1 2 Correction Value
1	1	Dn-1 Prior Point Hold

Diagram 6-4 C1 Revision Judgement Results

C1 S1	C2 S0	C2 Ep	Judgement Result
0	0	0	No Error
0	1	0	One Error Revised
1	0	0	Two Errors Revised
1	1	1	Three or more Errors, No Revision

Diagram 6-5 C2 Revision Judgement Results

C2 S1	C2 S0	C2 Ep	Judgement Result
0	0	0	No Error
0	1	0	One Error Revised
1	0	0	Two Errors Revised
1	1	1	Three or more Errors Corrected

Diagram 6-6 Correction Algorithm

Note: When the \sim HOSTP Flag, explained on Page 40, is set to "1", the Correction Operation is stopped and changed to Direct Output Mode.

This flag is very useful when applied to the CD-ROM and CD Information Files.

Also, Correction Flag is added to each word data of the 8-bit LSB side (L-HOF) and 8-bit MSB side (M-HOF) individually and is output through the HOF pin in the order of L-HOF and M-HOF to the Correction Data and output simultaneously.

HOF Correction Algorithms is set to HOF = 1 if either L-HOF or M-HOF is 1.

Diagram 6-7 Internal Muting Commands




Diagram 6-8 Internal Muting Commands

Diagram 6-11 Muting Operation

CIRCUIT DESCRIPTION

- Data Output Circuit**
This circuit outputs the input data from the Correction Output Circuit.
The channel data of both L and R, from the MSB side to Beat Serial, are output through the DOUT pin.

All the data output is synchronized with the BCK trailing edge
The signals with connection to the Output Data are shown in the Timing Chart, Diagram 6-12.




Diagram 6-12 Timing Chart




Diagram 6-12 Timing Chart

- Data Input Circuit**
Information needed for TC9200BF internal processing is taken in serial mode from the SCDATA pin of TC9201BF. The circuit is designed so that data input, which is in reference with the Revision Mode Synchronizing Signal, COFS ($f = 7.35$ kHz), is taken in continuously.

Control Data Details:

- ~ATT: -12 dB Attenuation Command (When "L", Attenuation ON)
- MUTI: Forced Muting Command (When "L", Muting ON)




Diagram 6-13 Control Data Input Timing

- Process Status Signal Output Circuit**
The Revision Processing Judgement Results and Memory Buffer Capacity Information in TC9200BF is output through the SPDA pin and moved to TC9201BF. The data output, which is in reference with the Revision Mode Synchronizing Signal, COFS ($f = 7.35$ kHz), is output continuously.
Process Status Signal Details:
FSO: Complete Synchronized Status Flag (When "L", Complete Synchronized Condition)
FSPS: Synchronized Status Flag (When "L", Synchronized Condition)
- Internal Muting Detection Flag (When "H", Muting ON)
Note: Will become "H" when 64F-ER, DIN-MISS, BUF-OV on Page 40 occur.




Diagram 6-14 Process Status Signal Output Timing

CIRCUIT DESCRIPTION

Servo Processor TC9201BF (X32-1400-10:IC)

The TCG9201BF is an LSI developed for Pick-up, Search and Research Control, Disc Motor CLV Servo Control and MPU incoming/outgoing command interface of the CD Player. When combined with the TA8101N Servo IC (Bi-polar IC) and the TS2900BF Data Processor (CMOS LSJ), a simple but powerful Servomechanism can be constructed with the use of very few external components.

- Uses the Auto Kick Search Method which is essential for queing and reviewing.
 - Equipped with an Internal AFC and APC Circuits for Disc Motor CLV Servo.
 - Equipped with an Internal Feed Motor Control Circuit
 - Lead Timing is free with the use of a Two Block RAM Buffer for the Subcode Q Data

• The TC9201BF is an LSI developed for Pick-up Search and Search Control. Disc Motor CLV Servo Control and MPU and incoming/outgoing command interface of the CD Player. When combined with the TA8101N Servo IC (Bi-polar IC) and the TCS200BF Data Processor (CMOS LSI), a simple but powerful Servomechanism can be constructed without the use of very few external components.


Equipped with an internal Digital PLL Circuit

With Four CPU Command Lines, a Clock Line and Knowledge Line (Total: six lines) all information processing is made possible.

Automatic Adjustment of Focus and Tracking Gain is made possible.

The selection of Search Control for Finding Song Beginnings is possible when in any mode.

1 / Block Diagram



7-2. Pin Configuration

Pin No.	Port name	I/O	Operation
1	4MCK	O	4MHz Clock Output Pin. f = 4.2336 MHz (X'1al Divided)
2	RST	I	Reset Input Pin. Normally "H" or OPEN (When "L" System Reset)
3	LDC	O	Control Signal Output Pin for the Laser Diode Drive Circuit
4	SLP	O	ELM Signal Direct Input Pin
5	SLN	O	ELM Signal Inverse Output Pin
6	EFMI	I	ELM Signal Input Pin
7	FCSI	O	Focus Actuator Drive Signal Polar Command Output Pin
8	ZCL2	O	Internal DA Converter Output Pin
9	ZC2	I	External Comparator Output Signal Input Pin
10	ZCL1	O	Internal DA Converter Output Pin
11	ZC1	I	External Comparator Output Signal Input Pin
12	SEL	O	Pick-up Servo Mode Command Signal Output Pin
13	VR1	-	Internal DA Converter Power Pin. +2.2 V (Vref)
14..15	FEI1..FEI2	O	Analog Switch for Focus Gain Output Pin
16..17	TEL1..TEL2	O	Analog Switch for Tracking Gain Output Pin
18	FBRK	O	Focus Actuator Brake Signal Output Pin
19	FKIC	O	Focus Actuator Drive Signal Output Pin
20	TKIC	O	Tracking Actuator Kick Signal Output Pin
21	DFCT	O	Defect Detection Pin. Only in Normal Mode from the PU Output. Signal Defect is Detected During Detection VR2 becomes Electric Potential (Normally, "Hi-Z")
22	TGUH	O	Tracking Servo Loop (or Mid and High Range Phase Compensation Mechanism) Switching Analog Switch Output Pin
23	Voo	-	Power (-5V)
24	TGUL	O	Tracking Servo Loop for Low Range Gain Switching Analog Switch Output Pin
25	TESH	I	Tracking Error Signal for Sample Hold Analog Switch Input Pin
26	TEOF	O	Analog Switch Output Pin for Tracking Servo Operation On/Off
27	FMON	O	Analog Switch Output Pin for Sending Servo Operation On/Off
28	DMFC	O	AFC Output Pin for Disc Motor CLV Servo
29	DMPC	O	AFC Output Pin for Disc Motor CLV Servo
30	DMON	O	Analog Switch Output Pin for Disc Motor Drive Circuit Gain Switching
31	FMGLU	O	Analog Switch Output Pin for Sending Servo Loop Gain Switching
32	VR2	-	Pick-up Servo Circuit, Disc Servo Circuit Reference Power Pin. +2.2 V (Vref)
33	FMFB	O	Control Signal Output Pin for Fied Motor Forward/Backward Movement
34	Vao2	-	Pick-up Servo Circuit, Disc Servo Circuit Power Pin. 2 × VR2
35	B4MK	I	8MHz Clock Input Pin. f = 8.4672 MHz (X'1al Divided)
36	WDCK	I	Clock Input Pin for Incoming/Outgoing Control Data
37	C0FS	I	Revision Mode Frame Synchronizing Signal Input Pin. f ≈ 7.35 kHz
38	SPDA	I	Serial Input Pin for Status Signal
39	SCDA	O	Serial Output Pin for Control Data
40	TES3	I	Test Pin (Normally "L")
41	SGS	I	PLL Circuit Selection Pin. When "H", Analog PLL Circuit and "L": Digital PLL Circuit Selection
42	PD	O	Phase Comparison Signal Output Pin for the PLL
43	X-O	O	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency
44	X-1	I	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency
45..46	TES2..TES1	I	Test Pin (Pull-up Resistor included) Normally "H" or OPEN
47	Door	O	EFM Signal Output Pin

CIRCUIT DESCRIPTION

2) Write Command Input Mode

This mode transmits the Write Command and Four-Word Data (CM-A)-(CM-D) from the CPU to TC9201BF. The first two words are Commands (C6 ~ C0) and the next two words are the Data (D7-D0).

TC9201BF takes in the Command or Data of the BUS from the BUCK trailing edge and will then Echo Back the content on the BUS when BUCK is "H". Therefore, it is possible to confirm whether the Command or Data has been correctly received by checking the BUS 0-3 condition at BUCK Trailing Edge (since the BUS line is Wired OR, Error Detection during "L" is not possible).

When a Write Command is input, it is synchronized to the BUCK trailing edge (Actually, the DA/CO and the CPU information is delayed by 4 μ s after the BUCK trailing edge.




Diagram 7-3 Write Command Input Example

3) Read Command Input Mode

The same delay is needed in the Lead Command Input Also, when a Write Command is input, the first word of the command BUS 3 is "H" level, while the DA/CO line becomes "L" (Command Transmission Start). When the second Command and Data word are correctly received, TC9201BF will return the ACK acknowledge signal, on the DA/CO Line (when the Write Command is correctly input and reception is complete, DA/CO Line is "L" Level).

When this ACK is returned, the BUS line switches from Command Input Mode to Idle Mode again.

If the ACK is not returned, this means that there is Reception Error, so the Command is sent again. This is same for a Read Command too.




Diagram 7-4 Read Command Input Example

CIRCUIT DESCRIPTION**CIRCUIT DESCRIPTION****4) Control Command Details****(1) Write Command (CM-A)**

PROCESSING DETAILS										CODE		PROCESSING DETAILS					
COMMAND	HEX	C7	C6	C5	C4	C3	C2	C1	C0	C7	C6	C5	C4	C3	C2	C1	C0
SDSET	80	1	0	0	0	0	0	0	0	92	1	0	0	1	0	1	0
										93	1	0	0	1	0	1	1
PUSTR	81	1	0	0	0	0	0	0	1	94	1	0	0	1	0	0	0
										95	1	0	0	1	0	1	1
PUFWD	82	1	0	0	0	0	0	1	0	96	1	0	0	1	0	1	1
										97	1	0	0	1	0	1	1
PUBWD	83	1	0	0	0	0	0	1	1								
LDON	84	1	0	0	0	0	1	0	0								
LDOFF	85	1	0	0	0	0	1	0	1								
DMEV	86	1	0	0	0	0	1	1	0								
DMOFF	87	1	0	0	0	0	1	1	1								
FGASS	88	1	0	0	0	1	0	0	0								
FGASR	89	1	0	0	0	1	0	0	1								
FGASET	8A	1	0	0	0	1	0	1	0								
TGASET	8B	1	0	0	0	1	0	1	1								
TGASSR	8C	1	0	0	0	1	1	0	0								
TGASS	8D	1	0	0	0	1	1	0	1								
FOSET	8E	1	0	0	0	1	1	1	0								
FORST	8F	1	0	0	0	1	1	1	1								

Notes:

- In CM-B, there is no need for data. D0 ~ D7 = (XXXX XXXX)
- During Reset (RST = "L", ATT = "OFF" and MUTE = "ON" are set.

(3) Write Command (CM-C)

PROCESSING DETAILS										CODE		PROCESSING DETAILS					
COMMAND	HEX	C7	C6	C5	C4	C3	C2	C1	C0	C7	C6	C5	C4	C3	C2	C1	C0
SETR	98	1	0	0	1	1	0	0	0	98	1	0	0	1	0	0	0
										99	1	0	0	1	1	0	1
SICK	99	1	0	0	1	1	0	0	1	9A	1	0	0	1	1	0	1
FOCUS	9A	1	0	0	1	1	0	1	0	9B	1	0	0	1	1	1	N
										9B	1	0	0	1	1	0	1
DEFECT-I	9B	1	0	0	1	1	0	1	1	9C	1	0	0	1	1	1	TN
										9C	1	0	0	1	1	0	1
DEFECT-II	9D	1	0	0	1	1	0	1	1	9D	1	0	0	1	1	1	TM
										9D	1	0	0	1	1	1	1
SHOCK	9E	1	0	0	1	1	0	1	1	9E	1	0	0	1	1	1	TL
										9E	1	0	0	1	1	1	1
SETR 1	9F	1	0	0	1	1	0	1	1	9F	1	0	0	1	1	1	1
										9F	1	0	0	1	1	1	1

Notes:

- In CM-A, there is no need for data. D0 ~ D7 = (XXXX XXXX)
- After running CM-A, Tracking Servo and Sending Servo are turned OFF.

(2) Write Command (CM-B)

PROCESSING DETAILS										CODE		PROCESSING DETAILS					
COMMAND	HEX	C7	C6	C5	C4	C3	C2	C1	C0	C7	C6	C5	C4	C3	C2	C1	C0
ATTON	92	1	0	0	1	0	0	1	0	92	1	0	0	1	0	1	0
ATTOFF	93	1	0	0	1	0	0	1	0	93	1	0	0	1	0	1	1
MUTON	94	1	0	0	1	0	0	1	0	94	1	0	0	1	0	0	0
MUTOFF	95	1	0	0	1	0	0	1	0	95	1	0	0	1	0	1	1
DNRBK	96	1	0	0	1	0	0	1	0	96	1	0	0	1	0	1	1
DMBK	97	1	0	0	1	0	0	1	0	97	1	0	0	1	0	1	1

CIRCUIT DESCRIPTION**CIRCUIT DESCRIPTION****Details (Data D7 ~ D0)**

- 1 SETRO
 - ATTIC: Attenuate Control Signal for CKIC and CKICF (During Continuous Kick)
 - When "1" during Continuous Kick, ATT is ON
 - Normally "1"
 - MUTC: TC9200BF Internal Muting Control Command
 - When "0", Internal Muting is OFF
 - Normally "1"
 - When "0", Correction Operation is stopped.
 - Sent to TC9200BF
 - Sent to TC9200BF Correction Operation Stop Command
 - Sent to TC9200BF
 - GUPCL: Clear Control Signal for the Gain Up (GUP) Signal during Shock Detection
 - DEFECT Signal is cleared when GUP is "1".
 - DEFECT Signal is not cleared when GUP is "0".
 - MC: FSPS, DIV+ and DIV— Selection Signal
 - When "1", CPU combined information used from TC9178AF and during TC917F System operation
 - When "0", SPDA information sent from TC9200BF is used.
 - FSPS
 - DIV+ : CLV Servo System Control Information
 - DIV— :
- 2 SETR1
 - APCG1 : APC Phase Comparison Frequency Selection
 - APCG2 : Signal of the CLV Servo Circuit
- 3 SETR2
 - GUP1: When "1", Gain Up of the Tracking Servo during Shock Detection while Playing
 - HYS1: When "1", Tracking Signal is to have Hysteresis Characteristics during Shock Detection while Playing
 - GUP2: When "1", Gain Up of the Tracking Servo for 2-3 msec after Search completed.
 - HYS2: When "1", Tracking Signal is to keep Hysteresis for 2-3 msec after Search completed.
 - LDSP: When "0", LDC pin is "HIZ" during LDON (Same during Reset)
 - RFRG1/2: RF Wipe Off Level Selection Signal

(4) Write Command (CM-D)

		CODE								DATA								NOTES																			
COMMAND		Hex				C7		C6		C5		C4		C3		C2		C1		C0		D7		D6		D5		D4		D3		D2		D1		D0	
PAUSE		A x				1		0		1		0		0		0		0		0		0		0		0		0		0							
FEED		B x				1		0		1		1		0		0		0		0		0		0		0		0		0							
NKIC		C x				1		1		0		0		B		F		T		B		G		G		C		C		F							
NKCF		D x				1		1		0		1		0		0		0		0		0		0		0		0		0							
CKIC		E x				1		1		0		0		0		0		0		0		0		0		0		0		0							
CKCF		F x				1		1		1		1		1		1		1		1		1		1		1		1		1							

Details

- ESGM: Circuit Setting Selection Signal for the Frame Synchronizing Signal Protection Circuit for Continuous Off-Synchronizing Detection
- Sent through the SCDA pin to TC9200BF

Details (Data N1 ~ N3)

- N1: Number of Tracks N1
- N2: Number of Tracks N2
- N3: Number of Tracks N3

Details (Data T)

- N1: Number of Kick Tracks (8 bits) — Kick Amount = N1 Track (0-255)
- N2: Number of Kick Tracks (8 bits) — Kick Amount = 64 × N2 Track (0-16320)
- N3: Number of Kick Tracks (8 bits) — Kick Amount = N3 Track (0-15)
- T: Kick Interval (2 bits) during CKIC and CKCF

Details (Data BRK)

- BRK: Feed Motor Brake Signal ON/OFF Setting
 - When "1", Brake Signal ON
 - When "0", Brake Signal OFF
- FGCG: Feed Motor Gain Control
 - When "1", FMGU pin is "VREF" (Gain Up).
 - When "0", FMGU pin is "HIZ".
- TGC: Tracking Motor Gain Control
 - When "1", TGUL and TGUH pins are "HIZ" (Gain Up).
 - When "0", TGUL and TGUH pins are "VREF" (Gain Up).
- B/F: BWD/FWD Search Direction Setting
 - When "0", BWD Search
 - When "1", FWD Search

Details (Data T(D4))

- T(D4): When "1", Brake Signal ON
- When "0", Brake Signal OFF

Details (Data T(D5))

- T(D5): When "1", Kick Interval (0-15)
- When "0", Kick Interval (0-255)

Details (Data T(D6))

- T(D6): When "1", Kick Interval (0-15)
- When "0", Kick Interval (0-255)

Details (Data T(D7))

- T(D7): When "1", Kick Interval (0-15)
- When "0", Kick Interval (0-255)

Details (Data T(D8))

- T(D8): When "1", Kick Interval (0-15)
- When "0", Kick Interval (0-255)

Details (Data T(D9))

- T(D9): When "1", Kick Interval (0-15)
- When "0", Kick Interval (0-255)

(5) Read Command (CM-E)

COMMAND		CODE								DATA								NUMBER OF WORDS READ		NOTES									
COMMAND		Hex				C3		C2		C1		C0		D3		D2		D1		D0		D3		D2		D1		D0	
SORD		0				0		0		0		0		0		0		0		0		0		0		0		0	
STRD		1				0		0		0		0		0		0		0		0		0		0		0		0	
SRCH		2				0		0		0		0		0		0		0		0		0		0		0		0	
FOK		3				0		0		0		0		0		0		0		0		0		0		0		0	
ODRE		4				0		0		0		0		0		0		0		0		0		0		0		0	
BRKR		5				0		0		0		0		0		0		0		0		0		0		0		0	

Details (Data SRCH)

- SRCH: Search Signal
 - When "L", Searching
 - When "H", Focus On (Servo ON)

Details (Data FOK)

- FOK: Focus Search OK Signal
 - When "L", Enable
 - When "H", Brake Canceled

Details (Data ODRE)

- ODRE: QData Read Enable Signal
 - When "L", Enable
 - When "H", Brake Canceled

CIRCUIT DESCRIPTION**CIRCUIT DESCRIPTION****• PLL Circuit**

TC9201BF is equipped with an Analog and a Digital PLL. Circuit As shown in Diagram 7-1 on Page 43, there are three modes. Switching of these modes is done by using the SGS pin and 84MHz pin.

There is an internal correction circuit for phase deviation in the EFM for such reasons as Disc Memory Accuracy and when the Disc is Off Center. This is very useful, especially when using the digital PLL. Therefore, this lets the Slice Level of the Data Slicer be fixed (AC center). The Analog PLL cannot be used for this though.

1) Analog PLL Circuit

When SGS is set to "H" level (input of Xtal 8.4872 MHz Clock from the 84MHz pin), the Analog PLL Mode comes into operation.

The Block Diagram of this is shown in Diagram 7-6 and the Timing Chart in Diagram 7-7.




Diagram 7-6 Analog PLL Block Construction




Diagram 7-7 Analog PLL Timing




Diagram 7-5 CPU Circuit Timing Chart

CIRCUIT DESCRIPTION

2) Digital PLL Circuit

When the SGS pin is set "L", the Digital PLL Circuit comes into operation. With this, two frequencies are available. 16.9344 MHz and 17.2872 MHz (4.3218 MHz × 4). The EFM Input Signal Beat Rate $\times 4$. The use of these two crystal frequency modes is done either by inputting into the 84MK 8.4672 MHz (16.9344 MHz/2) or fixing 84MK with "L" level.




Diagram 7-8 Basis Block Digital PLL Circuit Construction

The operations of the Digital PLL Circuit are as follows:

- 1 Edge Detection of the EFM Input is done and passed to Phase Comparison Circuit
- 2 In the Phase Comparison Circuit the phase difference between the EFM Edge and PLCK are detected after being resolved with $\pi/4$ (as shown in Diagram 7-9).
- 3 With the Phase Polar Difference information detected in the Phase Comparison Circuit, the Tri-modular division difference is controlled thus controlling the phase difference to the least possible.

The Tri-modular Divider is able to compare 1/4-0.5, 1/4 and 1/6-0.5 divisions. The division difference control of the divider will be done only when the Phase Difference Information is within $\pm 2^\circ$ as shown in Diagram 7-9. Since the Clock Frequency of 16.9344 MHz, input through the X-1 pin, will differ from four times the Beat Rate of the EFM Input (4.3218 MHz × 4 = 17.2872 MHz), Frequency Compensation is required. Therefore, when the Edge Detection Period of EFM1 is $T_P \geq 6(1T = 1\text{PLCK})$ division difference control of the divider will be done; and when $T_P \leq 6T$, then Edge Detector or Control and a OR period is controlled. By doing this, the system is stabilized.

3) Data Slice Level Correction Circuit

The Slice Level of the Data Slicer is normally takes the DC content out of the Data Slice Output from the ELM signal and feeds this back. The aim of the Data Slice Level Correction Circuit is to fix this Data Slice Level and make no adjustment needed possible. Therefore, the Data Slice Correction Circuit takes the phase deviation that occurs from the Memory Accuracy of the Disc, when the Disc is Off Center and from Disc Motor Jitter when the Slice Level is fixed and passes it through the Phase Detection Circuit. Corrections are made in reference to the Phase Differential Information detected. In this case, the phase deviation usually occurs in low range frequencies. Therefore, as shown in Diagram 7-10, even when the Slice Level varies vertically, the distance between EFM1 Leading Edge to Leading Edge or Trailing

Edge to Trailing Edge does not change. This means that when $T_A = T_B = T_C$, as shown in Diagram 7-10, T_A is the reference where after this the slice level variation can be easily detected in T_B and T_C . It is then possible to reconstruct the original data in the Dout Correction Output Circuit with the detection results. This means that when the Digital PLL Circuit in TC9201BF is used, not only will there be no need to use the Analog Slice Level Control but the Slice Level Response will become extremely accurate with much less data errors.

Note that the Slice Level Correction Range is less than $\pm 2T$ ($1T = 1\text{PLCK}$)




Diagram 7-10 Data Slicer Input/Output Waveform





Diagram 7-9 PLCK Division

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

● CLV Servo Circuit



- Correlation Pins: DMPC, DMFC, DMON, DMSV (86xx), DMOFF (87xx), DMBK (96xx), DMFK (97xx), SETRO (98B1R2), SETR1 (98R3RA), STRD (1)
- Commands: CLV Servo ON, Disc Motor Stop, Disc Motor Brake, Disc Motor Speed Up, LDON Command Set*

Command Reception Conditions

COMMAND	RECEPTION CONDITION	OPERATION
DMSV	[FOK = H (Focus ON)]	CLV Servo ON
DMOFF	-	Disc Motor Stop
DMBK	DMSV Command Set	Disc Motor Brake
DMFK	LDON Command Set*	Disc Motor Speed Up

*When the DMSV Command is not operating, DMFK Command is used.

Note: Each Command information (Information Details are shown in [CMC])

The system is designed so that the AFC and APC information needed for the Disc Motor is acquired from the Pre-Servo Mode and Main Servo Mode which are divided on the CLV Servo Board.

Actual operation/timing examples shown in Diagrams 7-12 ~ 14.





Diagram 7-13 CLV Servo Timing Example 3 (DMBK Command Input)

- Main Servo Mode
When the NKICO Command (Play Command) is input, after the tracking gain adjustment is complete with the Pre Servo Mode conditions, both the Tracking Servo and Feed Motor Servo come ON. When the Tracking Servo comes ON, the Synchronized Division Circuit will start and the AFCs will switch from "H" to "L" level, thus going into Main Servo Mode.
- Pre Servo Mode
When the NKICO Command (Play Command) is input, after the tracking gain adjustment is complete with the Pre Servo Mode conditions, both the Tracking Servo and Feed Motor Servo come ON. When the Tracking Servo comes ON, the Synchronized Division Circuit will start and the AFCs will switch from "H" to "L" level, thus going into Main Servo Mode.

- Main Servo Mode
When the NKICO Command (Play Command) is input, after the tracking gain adjustment is complete with the Pre Servo Mode conditions, both the Tracking Servo and Feed Motor Servo come ON. When the Tracking Servo comes ON, the Synchronized Division Circuit will start and the AFCs will switch from "H" to "L" level, thus going into Main Servo Mode.
- Pre Servo Mode
When the NKICO Command (Play Command) is input, after the tracking gain adjustment is complete with the Pre Servo Mode conditions, both the Tracking Servo and Feed Motor Servo come ON. When the Tracking Servo comes ON, the Synchronized Division Circuit will start and the AFCs will switch from "H" to "L" level, thus going into Main Servo Mode.

MODE DIVISION	MODE CONDITIONS	DMPC OUTPUT	DMFC OUTPUT	DMON OUTPUT		NOTES
				DMG DATA	DMG DATA	
Pre Servo	AFCs = H Tracking Servo Off	Tmax Info Double value output "H" or "L"	PWM Output AFC2 Circuit ON	Vref Fixed	Vref Fixed	During Input of 1. DMSV Command 2. DMFK Command 3. DMBK Command
Main Servo	AFCs = L Tracking Servo ON	Phase Polar Info Tri-state Output	PWM Output (AFC1 Circuit ON)	Vref Fixed	Vref Fixed	During Input of NKICO Command (Play Command)

Diagram 7-2 CLV Servo Mode Division

Vref = +4.22V

DP-1510

CIRCUIT DESCRIPTION

1) AFC Signal Producing Circuit

AFCs is the switch to Servo Mode. When the AFCs receives the FSFS for the SPDA pin of the TC9201BF or the SERVO Command from the CPU is input, the Mode is switched. Also, the FSFS Signal informs whether the Synchronized Division Circuit is in operation thus turning

Conditions for AFCs to switch from "H" to "L"	Conditions for AFCs to switch from "L" to "H"
When FSFS "L" level continues for 16 frames	When FSFS "H" level continues for 64 frames

Chart 7-3 AFCs Switch Conditions

2) AFC Signal Producing Circuit

The use of either AFC1 or AFC2 Circuits is decided in Main Servo and Pre Servo Mode. Each mode detects the Frequency Control Signal (AFC) required as a result of this detection, outputs the PWM wave from the DMFC pin. This PWM wave controls the Disc Motor speed. The following explains the AFC1 and AFC2 Circuits operations.

1) AFC1 Circuit: (Main Servo Mode, AFCs = L, Synchronized Division Circuit is in operation) The AFC1 Circuit divides the PFCK (Play Mode 7.35 MHz) by four, and uses this frequency content to detect the X'tal

2.1168 MHz. When the Disc Motor is correctly locked, PFCK/4 = 1152 Clock. The system is designed to keep the Frequency Control Range within about $\pm 5\%$ in TC9201BF. As shown in Diagram 7-16, in the Frequency Content Detection Circuit, the PFCK/4 (Disc Motor Frequency Information) frequency content is passed to a PWM wave that has 7-bit resolution and then output through the DMFC pin. Here, the DMFC pin output consists of three values, VD02 (2VREF), VSS(0 V) and VREF (+2.2 V).

the Tracking Servo ON and if the EFM Signal has Phase Locked, it will maintain an "L" level. The conditions for AFCs to switch between "H" and "L" level are shown in Chart 7-3.

- 2) AFC2 Circuit: (Pre Servo Mode, AFCs = H, Synchronized Division Circuit is not in operation) The AFC2 Circuit uses X'tal 8.4672 MHz from Tmax (Longest Inverse Level Value) from the EFM. When one clock (4.3218 MHz) is equal to 1T, during Disc Motor Correct Revolution, the Frame Synchronizing Pattern is 11T + 11T = 22T. This is Tmax (Longest Inverse Level Value). When Tmax is used with X'tal 8.4672 MHz to detect 22T

When FSFS "H" level continues for 64 frames

2) AFC2 Circuit

The Detection Result is more than 43, "Disc Motor Revolution Speed SLOW", and when less than 43, "Disc Revolution Speed FAST" is the information passed on.

During Pre Servo Mode, Tmax Q is directly output from the DMPC pin while the 7-bit resolution of the PWM wave is output from the DMFC pin at the same time. Here, the DMFC pin output consists of three values, VD02 (2VREF), VSS (0 V) and VREF (+2.2 V).

DP-1510 CIRCUIT DESCRIPTION




Diagram 7-16 AFC Signal Producing Circuit Block Diagram




Diagram 7-15 CLV Servo Frequency Control Range
(Brake Torque applied) FAST — Motor Revolution — SLOW (Speed-up Torque applied)

CIRCUIT DESCRIPTION

3) APC Signal Producing Circuit

This circuit only moves with the Main Servo where the produced APC signal is output in Tri-state from the DMPC pin to control the speed of the Disc Motor.

The APC Signal is the Phase Differential information of the N Division Signal and the X'tal Signal produced from the Reference Frequency Signal (X'tal Division 7.35 kHz). This Phase Differential Information is output from the DMPC pin. Therefore, as shown in Diagram 7-17, when the PFCK/N is delayed in reference to XFS/N, "H" level is output, and when faster, "L" level is output.




Diagram 7-17 APC Signal Output Timing

APCG 1	APCG 2	N	Phase Comparison Frequency
0	0	6	1225 Hz
1	0	8	919 Hz
0	1	12	613 Hz
1	1	16	459 Hz

DIV+	DIV-	Division Comparison	Disk Motor Revolutions
0	0	1/288	
1	0	1/287	Disc Motor Revolution will become faster.
0	1	1/289	Disc Motor Revolution will become slower.
1	1	1/288	

Note: DIV+ and DIV- can also be input with the SETPRO Command from the CPU.

● Focus/Tracking Servo Circuit

Basically, TA8101N operates the Three-Beam Pick-up Detection Signal AMP and TC9201BF does all the control of the Focus/Tracking Servo and Tracking Search.

1) Servo Status Signal Processor

The Servo Status Signal Processor is constructed of five blocks, as shown in Diagram 7-18, and basically functions as the emitter of the Focus/ Tracking Servo and Tracking Search control and status signal. TA9201BF operates the Focus/Tracking and Tracking

RAM of TC9200BF. The Disc Motor Jitter is corrected and the most accurate conditions is taken to the Buffer here.




Diagram 7-18 Servo Status Signal Processor Block Construction

Search with the four signals, FE, TE, SBAD and RF RP input from TA8101N. The AD Conversion Block, as shown in Diagram 7-18, takes the four signals that are input after passing through the TA8101N internal comparator and passed through the TC9201BF internal 5-bit Up/Down Counter. This construction is thus a Follow-up Comparison Type 5-bit AD Converter. This AD converted data is used for internal digital signal processing.

Basically, TA8101N Comparator Output ZC1 and ZC2, the Up/Down Counter, UD1 and UD2, controls at about 500 kHz with $(10000)_2$ as the center is divided into 32 levels. Then a $0 \sim V_{REF}$ (+2.2 V) voltage range is emitted from the 5-bit DA Converter Output ZC1 and ZC2 (See Diagram 7-19).

The internal digital signals processed are not the actual data that has been AD converted but a four-sample average data. The reason for this is that, when using a Follow-up Comparison AD Converter, the Up/Down Counter is constantly moving back and forth between +1 and -1 which makes it difficult to use this data as it is. The converted data also includes noise, which needs to be taken out. This sampling method therefore takes out the high range noise content. Also, the Operation Processing Block receives data through the two AD Converters and operation processes them in the ALU (Operation Unit) and thus emits the required signals for Focus/Tracking Control.




Diagram 7-19 Data Division Details during AD Conversion

CIRCUIT DESCRIPTION

2) Focus/Tracking Servo System

Focus/Tracking Servo and Tracking Search system operations are actually divided into modes, as shown in Chart 7-4. Operations are done with a 2 MHz System Clock with four clocks per mode.

SEL PIN OUTPUT	SYSTEM MODE DIVISION	MONITOR SIGNAL		OPERATION DETAILS
		UD1	UD2	
H	Focus Gain Adjustment	FE	SBAD	Focus Gain Adjustment Focus Search, FOK (Focus ON) Detection
L	Tracking Gain Adjustment	TE	RFRP	Tracking Gain Adjustment RFRP Slice Level Calculations Output
HIZ	Non-Play Normal Play	TE	SBAD	Scratch and Shock Detection FOK (Focus ON) Detection
L	Special Play	TE	RFRP	Shock Detection RF Zero Cross Detection
L	Tracking Search	TE		Tracking Search

Chart 7-4 Focus/Tracking Servo Mode Division

Note #1: TC9201BF determines the information input from TAB101N with the SEL Output Signal. The four signals, FE (Focus Error), TE (Tracking Error), SBAD (Sub-beam Summing) and RFRP (RF Ripple) are divided into three by the SEL Output Signal.

Note #2: Non-Play is the condition in which even though the DMSV Command (CLV Servo ON) is set, Tracking is OFF (Detailed explanation excluded).

Note #3: Special Play is the condition after Tracking Search is complete and the next mode. Detailed explanation is done in the Tracking Search System.

The Focus/Tracking System is operated in accordance to the CPU Process Flow Chart on Page 79. Starting with the Focus Gain System, the operations explanations of the systems in order are in the following.

- Correlation Pins: FKIC, FEL1, FEL2, SEL
- Commands: FGASSI(89xx), FGASRI(89xx)
- Write Command (CM-A)
- Command Reception Conditions: LDON(84xx)
- Command Set

(1) Focus Gain Adjustment (FGA) System




Diagram 7-20 System Construction Diagram




Diagram 7-21 Timing Chart (1)

CIRCUIT DESCRIPTION**CIRCUIT DESCRIPTION**

By switching the two analog switches [FEL1 and 2] ON/OFF, the Focus Gain Adjustment System fixes the gain from the Focus Servo Open Loop and corrects the Pick-up and Disc dispersion. The three commands, FGASS, FGASR and FGASET are used here. The FGASS command is the electrical value of VDD2 from the FKIC pin and the FGASR command is the VSS electrical value. The Focus Actuator is moved vertically(moving the lens farther from and closer to the Disc). During the input of these commands, FEL1 and 2 forcefully made the VREF electrical value (with the least gain possible), and also the SEL pin becomes "H" level. When the SEL pin = "1", the Observation Signal from the Servo IC, TA8101N, is input in which the ZCL1 side is an FE signal and the ZCL2 side is the SBAD signal. Also, when FGASS and FGASR commands are input, ZCL1 side FE signal will go into Peak Data Hold Mode. The FGASET command determines the Peak Data Decoding Result to set FEL1 and 2. By using FEL1 and 2, the amplitude of FE1 is adjusted to about 0.8 Vp-p. At this time the SEL pin will maintain an "H" level where the FKIC pin will maintain HiZ (operation completed) information. The intervals and number of times of FGASS and FGASR commands is set by the CPU and the FGSET command is output once.

BCD	Peak Data	FEL 1	FEL 2
10	10000	0	0
11	10001	0	0
12	10010	0	0
13	10011	0	0
14	10100	0	0
15	10101	0	0
16	10110	0	0
17	10111	1	0
18	11000	1	0
19	11001	0	1
IA	11010	0	1
IB	11011	1	1
IC	11100	1	1
ID	11101	1	1
IE	11110	1	1
IF	11111	1	1

0 : FEL = HiZ 1 : FEL = V_{REF}

Chart 7-5 FE Signal Peak Data Code Chart

1 : FEL = HiZ 0 : FEL = V_{REF}

Chart 7-5 FE Signal Peak Data Code Chart

Correlation Pins: FCSI, FBKK, SEL
Commands:
SDSET (80xx), FORST (8Fx_{xx}),
STRD (1), FOSET (8Ex_{xx}),
FOCUS (9AF, F₂)
F₁: FS Resistor Data
F₂: FOK Resistor Data

Command Reception Conditions: LDON(84xx) Command
Set




Diagram 7-22 System Construction Diagram




Diagram 7-21 Timing Chart (2)

CIRCUIT DESCRIPTION

The Focus Search System detects the cross over point of the laser beam from the Pick-up and the Disc and turns the Focus Servo ON at this point. The following explains about Focus Search Operations (refer to Page 81, (c) CPU Process Flow Chart of Focus Search Method)

- During Focus OFF (possible with the Laser Diode ON/OFF) the SBAD Data is read by the SDSET command to the internal resistor. The Read Level is to be SBOFF.
- Input the FOSET or FORST command and set the FOSI Pin to "H" or "L" level
- With the FCSI Output Pin Level, the direction of current is designated to the Focus Coil, while at the same time the lens starts to move. The FE Signal of ZCL1 starts to change in accordance to the Timing Chart.
- When the FE Signal surpasses the F1 Level, this means the Cross Over Point is near. Here the Focus Servo ON goes into Stand-by. At the same time, FBRK Signal goes from a HiZ condition to the opposite level signal output of the FCSI pin output. This FBRK is used as the Brake Signal and at the point of stabilization, the Focus Servo is turned ON
- Next the Zero Cross Point of the FE Signal is detected. This point is the Cross Over Point so the Servo is turned ON here. Also, FOK is selected after judging whether Focus has been achieved with the SBAD Signal Level.

The above was the Focus Search operations. The following are the internal judgement conditions as to whether Focus has been achieved or not.

Focus OFF \rightarrow ON Judgement Conditions (Example: during POWER ON)

- $TNG \geq 8$ ms: Judged to be Focus OFF
SEL pin: HiZ held
 $\rightarrow FOK = H$
- $TOK \geq 24$ ms: Judged to be Focus ON
SEL pin: HiZ held
 $\rightarrow FOK = H$
- $TNG \geq 64$ ms: Judged to be Focus OFF
SEL pin: HiZ $\rightarrow L$
 $FOK = H \rightarrow L$
- Note #1: Tok: 1 SBAD - SBOFF 1 \geq F2 level maintained period
(SBOFF is the SBAD data during SDSET command input)
TNG: SBAD-SBOFF 1 < F2 level period
- Note #2: The system is designed to take the safe side in case of external disturbance in considering Focus ON \rightarrow OFF or Focus OFF \rightarrow ON conditions.

(3) Tracking Gain Adjustment (TGA) System




Diagram 7-24 System Construction Diagram

Correlation Pins: TKIC, TEL1, TEL2, SEL
Commands: TGASS (8Dxx), TGASR (8Cxx),
TGASET (8Bxx)

Write Command (CM-A)

Command Reception Conditions: DMSV (86xx)
Command Set (FOK =
To be H \rightarrow Focus ON)




Diagram 7-25 Timing Chart (3)

CIRCUIT DESCRIPTION

By switching the two analog switches [TEL 1 and 2] ON/OFF, by fixing the gain from the Tracking Servo Open Loop the Tracking Gain Adjustment System will take the Shock and Defect Detection Selectivity to be done equally (Tracking Error Signal Amplitude is fixed). Also to acquire the Zero Cross Timing of the RF Signal (needed information during Tracking Search) the Slice Level is calculated. The three command used are TGASS, TGASR and TGASET. The TGASS command is the electrical value of VDD2 from the FKIC pin and the TGASR command is the VSS electrical value. This means the Tracking Actuator is moved around internally and externally. During the input of these two commands, TEL 1 and 2 are forcefully set to HIZ while the SEL pin is "L" level. When the SEL pin = "L", the Observation Signal from the Servo IC, TA8101N, is input in which the ZCL1 side is a TE signal and the ZCL2 side is the RFPP signal. When TGASS and TGASR commands are input, the TE signal of the ZCL1 side is put into Peak Data Hold Mode and when TGASET command is input, the Peak Data is decoded and set to TEL 1 and 2. TEL 1 and 2 go on to be used, as shown in the System Construction Diagram (Diagram 7-24), to adjust the System Construction Diagram to about 0.8 Vp-p. The intervals and number of times of TGASS and TGASR commands is set by the CPU and the TGASET command is output once.

Note: When the Tracking Gain Adjustment System is run, it is taken for granted that the Cl/V Servo is in operation when the DMSV command is input.

The reason for this is that during Tracking Gain Adjustment, the RFPP signal is used to observe the Focus condition.

For further information about Tracking Search Operations, refer to Page 81, (d) CPU Process Flow Chart of Focus Search Method.

BCD	Peak Data	TEL 1	TEL 2
10	10000	1	1
11	10001	1	1
12	10010	1	1
13	10011	1	1
14	10100	1	1
15	10101	1	1
16	10110	0	1
17	10111	0	1
18	11000	1	0
19	11001	1	0
1A	11010	0	0
1B	11011	0	0
1C	11100	0	0
1D	11101	0	0
1E	11110	0	0
1F	11111	0	0

0:Hz 1:V_{REF}

Chart 7-6 TE Signal Peak Hold Data Decode Chart





Diagram 7-26 SBAD and RFRP Signal Focus ON/OFF Comparison Signal



(Bad Example)





Diagram 7-27 RFRP Signal Output Waveform during Disc Motor Servo ON (DMSV Command Set)

CIRCUIT DESCRIPTION**(4) Tracking Search System****Diagram 7-28 System Construction Diagram**

Correlation Pins: TESH, TE0F, TGUH, TGUL, FMGU, FMON, FMFB, SEL
 Commands: SETR2 (9F R_s, R_d) Write Command (CM-C)
 PAUSE (ARS N₁)
 FEED (BRS N₂)
 NKIC (CRS N₁)
 NKICF (DRS N₁)
 CKIC (ERS T₀ N₃)
 CKICF (FRS T₀ N₃)

STRD (1)
 Command Reception Conditions: DMSV (86xx) Command Set
 (FOK is to = H → Focus ON)
 Note: Each Command Bit Information

Data	R6	R6	R8	T0
D3	GUP1	LDCP	BR	—
D2	HYS1	RFRG1	FGC	—
D1	GUP2	RFRG2	TGC	T
D0	HYS2	FMSS	B/F	T

The basic operation of Tracking Search (after Search) are two types. Lense Kick Search (PAUSE, NKIC, NKICF) of the Pick-up and Pick-up Feed Motor Search (FEED). Beside this there is the Continuous Kick Search (CKIC, CKICF) of the Lense Kick that is done periodically.

The six types of search just mention are explained in the following.

- 1 PAUSE With the Feed Motor Send OFF, 0 ~ 255 Track Lense Kick After the Lense Kick operation is complete, the Feed Motor goes from STOP → PAUSE operation
- 2 FEED Turn ON Feed Motor Send and Search. Send 64 × (0 ~ 255) Tracks
- 3 NKIC With the Feed Motor Send OFF, 0 ~ 255 Track Lense Kick
- 4 NKICF Turn ON Feed Motor Send and NKIC Search.
- 5 CKIC 0 ~ 15 Track Lense Kick for fixed intervals. → Fast Forward, Fast Reverse operations
- 6 CKICF Turn ON Feed Motor Send and CKIC Search.

The Search System uses the count method of the number of tracks. Search commands such as, whether to apply the brake on the Track Lens Kick operation or not, whether the Search Direction should be Forward (FWD) or Backward (BWD), are selected in the 4 bit C3 (~ C0 of CM-D). For details, refer to Control Command (3) Write Command CM-D.

The basic Tracking Search Operations are shown in the Tracking Search Timing Chart, Examples 1 ~ 8, but for the Correlated Pin Operation, see the following.

- SEL Pin: As soon as search is complete, changes to “L” level, and switched to the TE and RFRP Signals input from TA8101N. As soon as this search is complete, returns level to HIz. Only in the case that the bit data from HYS2 (see CM-C STR2 for details) in hysteresis operation, the “L” level is held for 2 ~ 3 ms after search completion.
- TSO Pin: During Forward Directional Search, the TE Signal becomes positive (+) polarity thus changing the Error Signal. During Backward Directional Search, the TE Signal becomes negative (−) polarity thus changing the Error Signal.

• ZCL1 Pin:	During search this has a fixed output of VREF/2 (Digital Data = 10000).
• ZCL2 Pin:	While = “L” level, the RFRP Signal is output.
• TKIC Pin:	During PAUSE, NKIC, NKICF commands input:
(a) When in FWD Search, VDD2 output is fixed	(b) When in BWD Search, VSS output is fixed
(c) When BR bit data = 0 in (a) and (b), and when half the designated number of tracks, N ₁ /2 (When N ₁ is an odd number, the Track OFF Point) is traversed, the TKIC pin becomes HIz.	(d) When BR bit data = 1 in (a) and (b), and when half the designated number of tracks, N ₁ /2 (When N ₁ is an odd number, the Track OFF Point) is traversed, the TKIC pin will output the opposite electrical value (Brake Pulse), and then change to HIz after search is complete.
During FEED command input:	During FEED command input: The TKIC pin is HIz.
• TESH Pin:	During Normal Play is shorted with the TEOF pin and the Tracking Servo Signal is received from TA8101N.
During Search	During Search
• TEOF Pin:	The TESH pin is HIz. During Special Play (2 ~ 3 ms period after completion of search) When the RFRP signal is smaller than the Slice Level, then HIz. This means that this pin will have hysteresis characteristics.
During Normal Play	During Normal Play Is shorted with the TESH pin.
• VREF Fixed Output:	During Search

CIRCUIT DESCRIPTION**CIRCUIT DESCRIPTION**

- TGUL/H Pin: During Normal Play and Search
VREF fixed output. (Set to the lower gain side)
During Special Play,
GUP2 bit data = 1 set → HiZ (Gain Up)
GUP2 bit data = 0 set → VREF fixed output.

- FMON Pin:
During Normal Play...HiZ
During NKIC and CKIC command input
FMSS bit data = 1 set → HiZ
(The Lens Kick Signal is impressed on the Feed Motor)
FMSS bit data = 0 set → VREF fixed output.
(Feed Motor STOP)

During PAUSE command input
After the Lens Kick operation is complete the FMON pin is hold VREF (Feed motor stop) to next (CM-D) Search Command input.

During NKICF, CKICF and FEED Command input
VREF fixed output.

- FMFB Pin:
During Normal Play...HiZ
During NKICF, CKICF and FEED command input
(a) When in FWD Search . . . VDD2 is fixed.
(b) When in BWD Search . . . VSS is fixed.

(c) When BR bit data = 0 in (a) and (b)
(No brake) and the designated number of tracks, N_1 is traversed.

(d) When BR bit data = 1 in (a) and (b)(with brake) and the designated number of tracks, N_1 is traversed.

The FMFB pin becomes HiZ.
(d) When BR bit data = 1 in (a) and (b)(with brake) and the designated number of tracks, N_1 is traversed.
the FMFB pin will output the opposite electrical value (Brake Pulse) and then change to HiZ after search is complete.

- FMGU Pin: See CM-D Write Command for details.
The above are the details for the Correlation Pins. When considering the system the most important items will be the gain of the Tracking Servo AMP selection (TGUL/H pin correlation).
Also when using any of the Search Commands and operating the kick in FWD, the TKIC pin will be VDD2.
For this, the polarity signal of the TSO pin will have to be changed from "+" to match that of the Tracking Error Voltage.

(5) Normal Play Defect/Shock Detection System




Diagram 7-29 System Construction Diagram

Correlation Pins:
TESH, TGU1, TGUH, DECT, FMGU, SEL
Commands:
SETRO (9B R₁, R₂) SRCK (99 CK X),
DEFECT-I (9B N₁ N₂) DEFECT-II (9CM
TM), SHOCK (9 DL TU), SETR2 (9F R₅
R₆), NKIC (CRS001, NKICF (DRS001)
Command Reception Conditions: DMSV(84xx) Command
Set
(FOK is to be = H →
Focus ON)

Data	R1	R2	R5	R6	R8
D3	ATTC	MCG	GUP1	LDCP	BR
D2	MUTC	FSPS	HYS1	RFRG1	FGC
D1	HOSTP	DIV+	GUP2	RFRG2	TGC
D0	GUPCL	DIV-	HYS2	FMSS	B/F

Note: Each Command Bit Information (for details see
Write Command CM-C and CM-D)

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

In Normal Play, TC9201BF receives from TA8101N the TE Signal from the ZCL1 pin and the SBAD Signal from ZCL2 pin. → AD Conversion.

With the input of the CM-D Search Command NKIC(f00) or NKIC(f00), Normal Play is put into operation. This is 0 Tracking Search.

At this time, the TE and SBAD Signals have already been Through Rate controlled. By comparing the data that has been Through Rate controlled and that that has been not, Defect Detection and CD Player System Shock Detection is executed.

The following explains about the defects, DFCT1 and DFCT2.

- (a) DFCT1 → Black Dot at Read Out Side Defect Detection
 - (b) DFCT2 → Interruption in Information Layer Defect Detection
- The following explains about Defect and Shock Detection operations.

I) DFCT1 Detection:
In the TE Signal of TC9201BF, when the absolute value of the difference between the TE and TESR (Through Rate Control) Signals surpasses N level (DEFECT-I Command Selection), the Defect Detection Signal, DFCT1, is emitted internally. The DFCT1 pin is then switched from HIZ to VREF (See Diagram 7-30).

At this time, the SRCK data is set by the SRCK command. It is possible to adjust the Through Rate Clock in 15 stages (about 500 kHz × 0 ~ 15 CK). After the compilation of Defect Detection, the Pulse Delay can be adjusted in 15 stages with about 0.062ms as one unit of TN data.

II) DFCT2 Detection:
In the SB Signal, when the absolute value of the difference between the SB and SBSR (Through Rate Control) Signals surpasses M level (DEFECT-II Command Selection), the Defect Detection Signal, DFCT2, is emitted in the same way as DFCT1.

The DFCT pin is then switched from HIZ to VREF (See Diagram 7-30).

At this time, SRCK is about 2.1 kHz. After the completion of Defect Detection, the Pulse Delay can be adjusted in 15 stages with about 0.062ms as one unit of TM data.

- III) SHOCK Detection
In the TE Signal, when the TESR Signal surpasses the $\pm L$ level in reference to VREF (10000 reference level at +22 V), a "SHOCK" occurs, at the same time the Shock Detection Pulse is emitted.
 - In Shock Detection, it is possible to control whether to use the Detection Results or not by switching the GUP1 or HYS1 from 1 or 0 as shown in the Timing Charts in Diagrams 7-31 and 32.
 - GUP1: When "1" during Shock Detection in Play, the Tracking Servo is gained up.
 - HYS1: When "1" during Shock Detection in Play, the Tracking Signal will have hysteresis characteristics.
 - GUP1L: When "1" at the same time a defect is detected, the shock detected is void (DFCT = DFCT1 + DFCT2)
- Shock Detection Reset, Defect Detection Priority Operation
- Make the final decision for the details of items I ~ III using the result of system consideration.
The same goes for the usage of the TGUL, TGUH and DFCT pins.

IV) Shock Detection
In the SB Signal, when the absolute value of the difference between the SB and SBSR (Through Rate Control) Signals surpasses N level (DEFECT-II Command Selection), the Defect Detection Signal, DFCT2, is emitted internally. The DFCT pin is then switched from HIZ to VREF (See Diagram 7-30).

At this time, the SRCK data is set by the SRCK command. It is possible to adjust the Through Rate Clock in 15 stages (about 500 kHz × 0 ~ 15 CK). After the compilation of Defect Detection, the Pulse Delay can be adjusted in 15 stages with about 0.062ms as one unit of TN data.

V) Shock Detection
In the TE Signal, when the TESR Signal surpasses the $\pm L$ level in reference to VREF (10000 reference level at +22 V), a "SHOCK" occurs, at the same time the Shock Detection Pulse is emitted.

In Shock Detection, it is possible to control whether to use the Detection Results or not by switching the GUP1 or HYS1 from 1 or 0 as shown in the Timing Charts in Diagrams 7-31 and 32.

• GUP1: When "1" during Shock Detection in Play, the Tracking Servo is gained up.

• HYS1: When "1" during Shock Detection in Play, the Tracking Signal will have hysteresis characteristics.

• GUP1L: When "1" at the same time a defect is detected, the shock detected is void (DFCT = DFCT1 + DFCT2)

→ Shock Detection Reset, Defect Detection Priority Operation

Make the final decision for the details of items I ~ III using the result of system consideration.
The same goes for the usage of the TGUL, TGUH and DFCT pins.




Diagram 7-30 Defect/Shock Detection

Data Hexadecimal	Binary	CK (kHz)	TM (msec)	TN (msec)	TL (msec)
0	0000	—	—	—	—
1	0001	260	0.060	0.080	0.97
2	0010	176	0.121	0.121	1.93
3	0011	132	0.181	0.181	2.90
4	0100	106	0.242	0.242	3.87
5	0101	88.2	0.302	0.302	4.84
6	0110	75.6	0.363	0.363	5.80
7	0111	66.2	0.423	0.423	6.77
8	1000	58.8	0.484	0.484	7.74
9	1001	52.9	0.544	0.544	8.71
A	1010	48.1	0.605	0.605	9.67
B	1011	44.1	0.666	0.666	10.64
C	1100	40.7	0.726	0.726	11.61
D	1101	37.8	0.786	0.786	12.58
E	1110	35.3	0.847	0.847	13.54
F	1111	33.1	0.907	0.907	14.51

Note: DEFECT-I and DEFECT-II data are set with the Shock Command

Chart 7-7 TN, TM, TL, Relation between Data and Shock Setting Points

CIRCUIT DESCRIPTION

NKIC(C400) AND NKICF(D400) Search Command Set

GUP1 Bit Data = 1
HYS1 Bit Data = 0
FGC Bit Data = 1
TGC Bit Data = 0




Diagram 7-32 Defect/Shock Detection Example 2

NKIC(C000) AND NKICF(D000) Search Command Set

GUP1 Bit Data = 0
HYS1 Bit Data = 1
FGC Bit Data = 0
TGC Bit Data = 0




Diagram 7-32 Defect/Shock Detection Example 2

• Sub-code Q Receiving (RAM Control) Circuit

SO, S1, SUBQ, and SBOK Signals are transferred from TC9200BF. In the Sub-code Q Data Receiving Circuit, the Sub-code Synchronizing Signal, SO and S1, synchronize with the TC9201BF internal RAM Control Circuit to receive the 80 bit Sub-code Q Data into the internal RAM (4 bits × 20 words × 2 blocks).

Timing Chart of Diagram 7-33.




Diagram 7-33 Sub-code Q Data Receiving Circuit Construction

- Synchronized to the RAM Control Circuit in the N Block SO and S1.
- The Sub-code Q Data that has been synchronized to the trailing edge of PECK (Play Mode 7.35 kHz), is output through the SUBQ pin in serial bit form of 96 bits (80 bits, data + 16 bits, CRCC). Of the 96 bits, only 80 bits are written into the internal RAM.
- Confirm that SBOK is "H" level during (N+1) Block Data Input and set QDRE (Sub-Code Q Data Read Enable) Signal to "L" level (Read Enabled). At this time, 4 bits (1 word) of Q data is preset to the internal resistor, and then the DA/CO line is switched to "L" level.
- The CPU confirms whether Sub-code Q is in a Read Enable Condition. Confirmation is done by checking the DA/CO and BUS2 (QDRE) Signal Monitor Line lines in Idle Mode, and the input of the STRD Read Command in those not in Idle Mode at 1 checking each BUS2 (QDRE) Signal Monitor Line lines.

- If QDRE = "L" level then it is possible to read the Q Data into the CPU. Then the Read Command SQRD is input and 20 words (1 word = 4 bits) or 80 bits will be transferred to the CPU through BUS 3 ~ 0 with the timing shown in Diagram 7-35.




Diagram 7-34 Sub-code Q Data Reception Timing Chart

The CPU checks the TC9201BF internal conditions and if Read Enable, the Read Command (STRD) is input. In response to this, TC9201BF sends the 4 bits with 20 words for a total of 80 bits to the CPU through BUS 3 ~ 0. The steps for this operation are explained in the following in reference to the N Block for Sub-code Q Data in the

Timing Chart of Diagram 7-33.

CIRCUIT DESCRIPTION

The above mentions were the steps in transferring of the Subcode Q Data to the CPU.
Also, the internal RAM divides the 80 bits into two blocks, A and B. This is to make it possible to write the sub-code Q Data from TC9200BF and to read this to the CPU at the same time, individually. In other words, writing to A block

while reading B block and visa versa is switched internally. The QDRE Signal ("L" level) interval (Read Enable) is about 80 frames (about 10ms). Also when the SQRD command is input, 20 words of Q data are read while QDRE becomes "H" level. While Tracking Search is in operation, the QDRE Signal will not be set (to "L" level).





Diagram 7-36 Sub-code Q Data Read Process Timing Chart

Note: D₀ : MSB (Highest Value) bit

The information needed for internal processing in TC9200BF are serial output from the SCDA pin of TC9201BF. Each information is selected with the input of SETRO and SETR1 commands. MUT ON/OFF and ATT ON/OFF commands from the CPU Data output, in reference with the trailing edge of COFS, the Revision Mode Frame Synchronizing Signal is continuously being transferred to TC9200BF.

- 1) Control Data (SCDA) Output Circuit**
Control Data Details
ATT: –12 dB attenuation command ("L" for Attenuation ON)
Control is possible of the ATT ON/OFF with the SETRO command (ATT)
- 2) Processor Status Data (SPDA) Input Circuit**
Required information is serial input from the SPDA pin for the TC9200BF Status Data.
Each data input, in reference with the trailing edge of COFS, the Revision Mode Frame Synchronizing Signal, is continuously being transferred from TC9200BF.
Only three of the internal data of TC9201BF, FSPS, DIV+, and DIV– are used.

CIRCUIT DESCRIPTION

Also when the SQRD command is input, 20 words of Q data are read while QDRE becomes "H" level. While Tracking Search is in operation, the QDRE Signal will not be set (to "L" level).

- 1) Control Data (SCDA) Output Circuit**
The information needed for internal processing in TC9200BF are serial output from the SCDA pin of TC9201BF. Each information is selected with the input of SETRO and SETR1 commands. MUT ON/OFF and ATT ON/OFF commands from the CPU Data output, in reference with the trailing edge of COFS, the Revision Mode Frame Synchronizing Signal is continuously being transferred to TC9200BF.
- 2) Processor Status Data (SPDA) Input Circuit**
Required information is serial input from the SPDA pin for the TC9200BF Status Data.
Each data input, in reference with the trailing edge of COFS, the Revision Mode Frame Synchronizing Signal, is continuously being transferred from TC9200BF.
Only three of the internal data of TC9201BF, FSPS, DIV+, and DIV– are used.




Diagram 7-36 Control Data Output Timing

- MUTI:** Forceful Muting Command ("L" for Muting ON)
Control of MUT ON/OFF is possible
- MUTC:** Internal Muting Control Command ("L" for Muting STOP)
Correction Operation Stop Command ("L" for Correction Operation STOP)
- HOSTP:** Control of MUTC and HOSTP is possible with the SERTO command.

- ESGM, ESGL, WSEG:** Control of the Selection Signal of the Frame Synchronizing Signal Compensation Circuit Correlation is possible with the SETR1 command.





Diagram 7-37 Processor Status Data Input Timing


CIRCUIT DESCRIPTION

- CPU PROCESS FLOW CHART
 - 1) CPU Processing during POWER ON
(Command Input Example)




For Data Set, Focus Gain Adjustment, Focus Search and Tracking Gain Methods details see (a) ~ (b).

- Data Set Method (internal register set example)



(a) Data Set Method (internal register set example)




(b) Focus Gain Adjustment Method


DP-1510

CIRCUIT DESCRIPTION


(c) Focus Search Method



(d) Tracking Gain Adjustment Method



2) Stop Key Process




3) Processing for malfunctions

(Example 1) LD turned OFF with LD OFF Command. This command stops the Disc Motor.

(Example 2) When the FOK switches to "L" (Focus OFF Condition) in Play, the Disc Motor is stopped.

Play REOPEN Method



DP-1510


CIRCUIT DESCRIPTION

8. Digital Filter PD0036/X32-1400-10:IC10)

8-1. Functional Explanation

- Filter Construction
 - Input → 85 Point 2fs
 - 17 Point 4fs
 - 9 Point 8fs
 - Output
- Input Data
 - Two complements, MSB First
 - Output Data
 - Two complements, MSB First
- TTL Compatible
- Jitter Free


8-2. PIN CONFIGURATION




8-4. FILTER CHARACTERISTICS



Eight times Over Sampling Filter
Frequency 0 ~ 176.4 kHz

CHARACTERISTIC ITEM		PERFORMANCE
Pass Band	0 ~ 20 kHz	more than 241 kHz
Stop Band	Pass Band Ripple	within -0.02 ±0.01 dB
Stop Band Attenuation		more than 65 dB




8-3. BLOCK DIAGRAM



CIRCUIT DESCRIPTION**CIRCUIT DESCRIPTION**
8-5. INPUT/OUTPUT TIMING
INPUT TIMING

**9. D/A Converter PCM56P-L-1
(X32-1400-10: IC13, 14)**
9.1. Pin Configuration and Block Diagram**9.2. Pin Configurations**

Pin number	Pin name	Function
1	-Vcc	Analog Negative Power
2	DIG GND	Digital Ground
3	-VL	Logic Positive Power
4	NC	No Connection
5	CK	Clock Input
6	LED	Latch Enable Control Input
7	DATA	Data Input
8	-VL	Logic Negative Power
9	Vout	Voltage Output
10	RF	Feedback Resistor
11	SJ	Summing Junction (OP AMP input)
12	AND GND	Analog Ground
13	Iout	Current Output
14	MSB ADJ	MSB Adjustment
15	V POT	Potentiometer
16	+Vcc	Analog Positive Power

OUTPUT TIMING

MECHANISM DESCRIPTION

JAPAN MADE

MECHANISM OPERATION EXPLANATION

Diagram 1 shows the Mechanism Positions in STOP condition.

The following will explain the OPEN/CLOSE operations during Disc Loading and Vertical operation of the Pick-up Chassis.

Note #1) In the operation explanation OPEN and CLOSE movement are shown as white and black arrows. See the following:
Black Arrow: Tray will open in this direction (Tray OPEN)
White Arrow: Tray will close in this direction (Tray CLOSE)

Note #2) The numbers in the parenthesis after the part names in the following are the reference numbers in the Service Manual.




Diagram 1 Tray CLOSE Position

1. OPEN/CLOSE Operation of Tray

The DC Motor (1) turns the gear (2) that moves the tray in OPEN/CLOSE (3).
OPEN/CLOSE is stopped when the latch on the gear turns the rotary switch (4).




Diagram 2 Tray OPEN/CLOSE Operations

2. Vertical Movement of the Pick-up Chassis

Moving together with OPEN/CLOSE, the gear (1) turns to move the slider (2). The slide thus moves the Pick-up Chassis in the slots as shown in (3).




Diagram 3 Pick-up chassis UP/DOWN movement

MECHANISM DESCRIPTION

JAPAN MADE

MECHANISM DESCRIPTION JAPAN MADE

3. Gear Setting Position

With the Pick-up Chassis is the lower position, set the gear to the position shown in (A).




Diagram 4: Gear Setting Position

SINGAPORE MADE

MECHANISM DESCRIPTION SINGAPORE MADE

Mechanism Operation Description

Fig. 1 shows the relationship of mechanisms in the STOP mode. The OPEN/CLOSE operation of the mechanism and the UP/DOWN operation of the pickup chassis when loading the disc are described below.

Note 1 : The black arrow (OPEN) and the white arrow (CLOSE) in the operation description have the following meanings :

Black arrow (OPEN) : Tray opening direction

(Tray OPEN)

White arrow (CLOSE) : Tray closing direction

(Tray CLOSE)

Note 2 : Figures in the bracket () in the operation description or accompanied with the part name in the diagram show the reference numbers in the Exploded View.





Fig. 1 Tray closed status

MECHANISM DESCRIPTION SINGAPORE MADE

1. Tray OPEN/CLOSE Operation

By the rotation of the DC motor (1), the drive gear (2) is rotated to provide the tray OPEN/CLOSE operation (3).



The tray OPEN/CLOSE operation stops when the protrusion of the drive gear comes into contact with the leaf switch (4).




Fig. 2 Tray OPEN/CLOSE operation

2. Pickup Chassis UP/DOWN Movement

The control cam attached coaxially with the drive gear rotates in response to the tray OPEN/CLOSE operation (5). By this rotation, the protrusion of the pickup chassis moves along the groove of the control cam (6) so that the pickup chassis moves UP and DOWN correspondingly (7).




Fig. 3 Pickup chassis UP/DOWN movement

ADJUSTMENT

No.	ITEM	INPUT SETTINGS	OUTPUT SETTINGS	PLAYER SETTING	ALIGNMENT POINTS	ADJUSTMENT METHOD	DIAGRAM
1	Laser Power	—	Place the sensor of the Light Power Meter on the Pick-up Lens	POWER ON while shooting the Test pin to put into test Mode. Press the Manual S. key \blacktriangleright to move the Pick-up to the periphery. Press the CHECK key to confirm that LD is in operation. Confirm that 03 is displayed.	—	With the power of 0.1 ~ 0.3mV, the pick-up is "OK" if the RF level is more than 1.0V-p and TE (Servo OPEN) is more than 0.5V-p in the correct diffraction grid.	(a)
2	Tracking Coil DC Offset	—	Connect a DC Voltmeter or an Oscilloscope to both pins of CN6.	Press STOP key. Confirm that the display shows 01.	TRACKING COIL OFFSET VR6 (X32-1400)	$0 \pm 10\text{mV}$	(b)
3	Tracking Error Balance	TEST DISC TYPE 4	Connect an oscilloscope to CH1:RF (X32-1400/CN2-1) and CH2:TE (X32-1400/CN3-3). Note that the GND of the oscilloscope is to be connected to CH3-1(Vref).	Press REPEAT key and OPEN Tray. Set Disc and push tray in to CLOSE by hand. Press CHECK key and confirm that the display reads 03.	TE BALANCE VR1 (X32-1400)	$\text{Vertically Symmetrical or } \text{DC} = 0 \pm 0.05\text{V}$	(c)
4	Focus Error Balance	TEST DISC TYPE 4	Connect an oscilloscope to CH1:RF (X32-1400/CN2-1) and CH2:TE (X32-1400/CN3-3). Note that the GND of the oscilloscope is to be connected to CH3-1 (Vref).	Press PLAY key and confirm that 05 is displayed.	FE-BALANCE VR4 (X32-1400)	Best Eye Pattern	(d)
5	Focus Gain	TEST DISC TYPE 4	Connect a LPF to Pin 1 of CN4. Connect this to an oscilloscope or an AC Voltmeter (X32-1400).	Press PLAY key and confirm that 05 is displayed.	FOCUS GAIN VR3 (X32-1400)	50 mVrms	(e)
6	Tracking Gain	TEST DISC TYPE 4	Connect a LPF to Pin 5 of CN4. Connect this to an oscilloscope or an AC Voltmeter (X32-1400).	Press PLAY key and confirm that 05 is displayed.	TRACKING GAIN VR2 (X32-1400)	50 mVrms	(e)

Note: Type 4 Disc --- SONY-YEHS-18 Test Disc or the equivalent.

REGLAGE

N°	SUJET	REGLAGES D'ENTREE	REGLAGES DE SORTIE	REGLAGE DU LECTEUR	POINTS D'ALIGNEMENT	METHODE D'AJUSTEMENT	DIAGRAMME
1	Puissance laser	—	Fournir l'alimentation tout en court-circuitant la broche test pour entrer un mode test.	Placer le détecteur du compteur de puissance lumineuse sur la lentille du capteur.	—	Avec la puissance 0,1—0,3 mV, le capteur est bon si le niveau HF est supérieur à 1,0 Vrc-c et TE Servo ouvert) et supérieur à 0,5 Vrc-c dans le réseau de diffraction correct.	(a)
2	Décalage CC de bobine d'alignement	—	Raccorder un voltmètre CC ou un oscilloscope aux deux broches de CM6.	Presser la touche STOP. S'assurer que l'affichage indique 01.	Vr6 de DECALAGE CC D'ALIGNEMENT (X32-1400)	0 ± 10 mV	(b)
3	Balance d'erreur d'alignement	DISQUE TEST DE TYPE 4	Raccorder un oscilloscope à CH1: RF (X32-1400; CN2-1) et CH2: TE (X32-1400; CN3-3). Remarquer que GND de l'oscilloscope doit être raccordé à CN3-1 (VREF).	Presser REPEAT et ouvrir le finir. Placer le disque et pousser le tirou à la main le tourner à la main pour le fermer. Presser la touche CHECK et s'assurer que l'affichage indique 03.	VR1 de TE-BALANCE (X32-1400)	Symétrique verticalement ou $CC = 0 \pm 0,05$ V	(c)
4	Balance d'erreur de mise au point	DISQUE TEST DE TYPE 4	Raccorder un oscilloscope à CH1: RF (X32-1400; CN2-1) et CH2: TE (X32-1400; CN3-3). Remarquer que GND de l'oscilloscope doit être raccordé à CN3-1 (VREF).	Presser la touche PLAY et s'assurer que 05 est affiché.	VR4 de FE-BALANCE (X32-1400)	Meilleure forme	(d)
5	Gain de mise au point	DISQUE TEST DE TYPE 4	Raccorder un FPB à la broche 1 de CN4. Raccorder ceci à un oscilloscope ou à un voltmètre CA (X32-1400).	Presser la touche PLAY et s'assurer que 05 est affiché.	VR3 de GAIN DE MISE AU POINT (X32-1400)	50 mVrms	(e)
6	Gain d'alignement	DISQUE TEST DE TYPE 4	Raccorder un FPB à la broche 1 de CN4. Raccorder ceci à un oscilloscope ou à un voltmètre CA (X32-1400).	Presser la touche PLAY et s'assurer que 05 est affiché.	VR2 de GAIN D'ALIGNEMENT (X32-1400)	50 mVrms	(e)


Remarque: Disque de type 4 — Disque test SONY YEDS-16 ou équivalent.

Nr.	GEGENSTAND	EINGANGSEINSTELLUNGEN	AUSGANGSEINSTELLUNGEN	SPIELEREINSTELLUNG	ABGLEICH-PUNKTE	EINSTELLMETHODE	DIAGRAMM
1	Laser-Leistung	—	Den Sensor des Leichtleistungsmeiers auf die Abtastlinse setzen.	Bei einer Leistung von 0,1 — 0,3 mV ist der Abtaster in Ordnung, wenn der HF-Pegel mehr als 1,0 Vrc-s und TE (Servo offen) mehr als 0,5 Vs-s im richtigen Beugungsgitter beträgt.	—	—	(a)
2	Spurhalte-Gleichstrom-Versatz	—	Ein Gleichstrom-Voltmeter oder ein Oszilloskop an beide Stifte von CM6 anschließen.	Die STOP-Taste drücken, um sicherzustellen, daß der LD in Betrieb ist. Sicherstellen, daß 01 angezeigt wird.	SPURHALTE-SPIELEN-GLEICHSTROMVERSATZ VR6 (X32-1400)	0 ± 10 mV	(b)
3	Spurhaltefehler-Balance	TESTDISC TYP 4	Ein Oszilloskop an CH1: RF (X32-1400; CN2-1) und CH2: TE (X32-1400; CN3-3) anschließen. GND an CH3-1 (VREF) anschließen. Die CHECK-Taste muss an CH3-1 (VREF) angeschlossen werden.	REPEAT drücken und Disc einsetzen. und den Discräger mit der Hand schließen. Die CHECK-Taste drücken und sicherstellen, daß 03 angezeigt wird.	TE-BALANCE VR1 (X32-1400)	Vertikal symmetrischer Gleichstrom = $0 \pm 0,05$ V	(c)
4	Fokusfehler-Balance	TESTDISC TYP 4	Ein Oszilloskop an CH1: RF (X32-1400; CN2-1) und CH2: TE (X32-1400; CN3-3) anschließen. GND an CH3-1 (VREF) anschließen. Die PLAY-Taste drücken und sicherstellen, daß 05 angezeigt wird.	FE-BALANCE VR4 (X32-1400)	bestes Augenmuster	(d)	
5	Fokusverstärkung	TESTDISC TYP 4	Ein TPF am Stift 1 von CN4 anschließen. Dieses mit einem Oszilloskop oder Wechselstrom-Voltmeter verbinden (X32-1400).	Die PLAY-Taste drücken und sicherstellen, daß 05 angezeigt wird.	FOKUS-VERSTÄRKUNG VR3 (X32-1400)	50 mVrms	(e)
6	Spurhalte-verstärkung	TESTDISC TYP 4	Ein TPF am Stift 5 von CN4 anschließen. Dieses mit einem Oszilloskop oder Wechselstrom-Voltmeter verbinden (X32-1400).	Die PLAT-Taste drücken und sicherstellen, daß 05 angezeigt wird.	SPURHALTE-VERSTÄRKUNG VR2 (X32-1400)	50 mVrms	(e)


Hinweis: Testdisc Typ 4 — SONY Testdisc YEDS-16 oder équivalent.

ADJUSTMENT/REGLAGE/ABGLEICH


(a) Laser Power



(b) Diffraction Grid Confirmation




(c) Focus Gain, Tracking Gain




• RF and T. Error Signals when Diffraction Grid is slightly off.

(Picture 2)




- RF and T. Error Signals during Test Mode (Focus ON)
 - There is a "bump" in the T. Error when the RF Trigger Point is shown in the picture when the Sub- and Main Beams are in the same bit on a track in tracing during Diffraction Grid Adjustment.

(Picture 3)



ADJUSTMENT


ADJUSTMENT



(Picture 4)
(2μsec/div)

(c) Tracking Error Balance Adjustment


- The RF and T. Error Signals during Test Mode [Focus ON] (TestDisc Type. 4).
- T. Error is adjusted so that the symmetry is centered at 0 V (Tracking Balance).



(Picture 5)
(2μsec/div)

(d) Focus Error Balance Adjustment

- RF Signal during Test Mode (Play)
- Should be adjusted so that each center cross point will be a point, and so that points that cross above and below are clear, as shown in the picture.



(Picture 6)
(0.5μsec/div)

- The RF and E. Spot Signals during Test Mode (Play).
- When the Diffraction Grid is correctly adjusted, the E. Spot trigger (bump) can be confirmed about 12 μsec after the RF Signal.

(Picture 4)

- The RF and T. Error Signals during Test Mode [Focus ON] (TestDisc Type. 4).
- T. Error is adjusted so that the symmetry is centered at 0 V (Tracking Balance).


(Picture 5)






(Picture 6)
(2μsec/div)

(d) Focus Error Balance Adjustment

- RF Signal during Test Mode (Play)
- Should be adjusted so that each center cross point will be a point, and so that points that cross above and below are clear, as shown in the picture.



(Picture 6)
(0.5μsec/div)




X29-1900-00

Ref. No.	Address
IC	Q
1	3K
2	4L
3	3L
4	4L
5	4L
1	4L


X32-1400-10


Ref. No.	Address
IC	Q
1	2H
2	3H
3	3F
4	5G
5	5H
6	4H
7	4G
8	4G
9	2F
10	4E
11	5F
12	5F
13	6H
14	6E
15	6E
16	5E
17	7F
18	6F
19	6E
20	6F
21	7E
22	7E
1	3H
2	4H
3	4E
4	4D
5	3E
6	6G
7	6G
8	2H
9	4D
10	4E
11	4F
12	6E
13	5D
14	5E
15	6D
16	6F
17	3B
18	2D



Refer to the schematic diagram for the values of resistors and capacitors.

PC BOARD (Foil Side View)





Refer to the schematic diagram for the values of resistors and capacitors.


FRONT →


X29-1900-00

Ref. No.	Address
IC	Q
1	1
2	2
3	3
4	4
5	5
1	1

X32-1400-10

Ref. No.	Address
IC	Q
1	2W
2	3W
3	3Y
4	5W
5	5W
6	4W
7	4X
8	4X
9	2X
10	
11	5Y
12	5Y
13	5V
14	6Z
15	5Y
16	5Y
17	6Y
18	6Y
19	6Z
20	6Y
21	6Z
22	6Z
1	3W
2	4W
3	4Y
4	4Z
5	3Z
6	5X
7	6X
8	2V
9	4AA
10	4Z
11	4Y
12	6Z
13	5Z
14	5Y
15	6Z
16	5Y
17	3AB
18	2AA





STA341M





2SK246

LC3518BSL-15

TA8101N











TC9200BF
TC9201BF

UPD75212ACW-099



DP-1510

EXPLODED VIEW (MECHANISM)




CAUTION: For continued safety, replace safety critical components only with manufacturer's recommended parts (refer to parts list). Indicates safety critical components. To reduce the risk of electric shock, leakage-current or resistance measurements shall be carried out (exposed parts are acceptably insulated from the supply circuit) before the appliance is returned to the customer.

DC voltages are as measured with a high impedance voltmeter. Values may vary slightly due to variations between individual instruments or/and units.

Les tensions c.c. doivent être mesurées avec un voltmètre à haute impédance. Les valeurs peuvent différer légèrement du fait des variations inhérentes aux appareils et aux instruments de mesure individuels.

Die angegebenen Gleichspannungswerte wurden mit einem hochohmigen Spannungsmesser gemessen. Dabei schwanken die Meßwerte aufgrund von Unterschieden zwischen einzelnen Instrumenten oder Geräten u.U. geringfügig.

(X32-1400-01)	D1~17, 22, 23, 33~41
IC1	:TA8101N :HSS104 or ISS133
IC2	:NJM2058D
IC3	:TC9201BF
IC4	:TC9200BF
IC5	:HM6116ASP-15 or LC3518BSL-15
IC6~8,12	:NJM4558D
IC9	:TC74HC02AP
IC10	:PD0036
IC11	:TC74HC74AP
IC13,14	:PCM56P-L-1
IC15,16	:NJM4565D
IC17	:μPD7521ZACW-099
IC18	:M5218P
Q1,10	:DTA124EN
Q2,9	:DTC124EN
Q4,7	:2SC3940A
Q5	:2SB772(Q, P)
Q6	:STA341M
Q8	:2SA1534A
Q11	:2SD1944
Q12,13,15	:2SA954(L, K)
Q14	:2SK246(Y, GR)
Q16	:2SC2003(L, K)
Q18,19	:2SC1740S(Q, R) or 2SC945(A)(Q, P)
Q20~22	:2SC2878(B)
D18~21, 26	:S55 668
D24, 25, 28	:HZZ5.6N(B2) or RD5.6ES(B2)
D27	:HZZ30N(B2) or RD30ES(B2)
D29	:HZZ5.1N(B2) or RD5.1ES(B2)
D30~32	:HZZ8.2N(B2) or RD8.2ES(B2)




Parts with the exploded numbers larger than 700 are not supplied.

JAPAN MADE

SINGAPORE MADE


DP-1510

EXPLODED VIEW (MECHANISM)



DP-1510

EXPLODED VIEW (UNIT)



Parts with the exploded numbers larger than 700 are not supplied.

PARTS LIST

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Teile ohne Parts No. werden nicht geliefert.

Ref. No.	Address	Parts No.	Description	Part No.	新規部品	部品番号	部品名／規格	Desti- nation	Re- marks	
DP-1510										
201	1F	A01-1749-01	METALLIC CABINET	226	2F	L01-8661-15	POWER TRANSFORMER	KP	S	
201	1F	A01-1758-01	METALLIC CABINET	226	2F	L01-8661-15	POWER TRANSFORMER	KP	S	
202	3E	A20-5016-12	PANEL	226	2F	L01-8662-05	POWER TRANSFORMER	XTE	S	
203	2E	A22-0146-03	PANEL	226	2F	L01-8664-05	POWER TRANSFORMER	XTE	S	
230	2E	A22-1094-03	SUB PANEL ASSY	9		N89-3008-45	BINDING HEAD TAPPIE SCREW	J	S	
206	2G	B4-1-0287-04	KENWOOD BADGE	9		N89-3006-16	BINDING HEAD TAPPIE SCREW	J	S	
233	2G	B01-229-14	DRESSING PLATE	5		N89-3008-46	BINDING HEAD TAPPIE SCREW	J	S	
		B4-0092-03	WARRANTY CARD	C1	-3	CE04KVA100M	ELECTRO	100UF	35mV	
		B4-0096-03	WARRANTY CARD	C1	-3	CE04KVA100M	ELECTRO	100UF	35mV	
		B4-0121-03	WARRANTY CARD	C4	-5	CE04KVA100M	ELECTRO	470UF	16mV	
		B4-0122-13	WARRANTY CARD	C4	-5	CE04LWA1470M	ELECTRO	470UF	16mV	
		B4-0143-03	WARRANTY CARD	C6		CE04KVA101M	ELECTRO	100UF	10mV	
		B51-9502-00	INSTRUCTION MANUAL(FRENCH)	C6		CE04LWA101M	ELECTRO	100UF	10mV	
		B51-9503-00	INSTRUCTION MANUAL(FRENCH)	C7		CC45FSU1H101J	CERAMIC	100PF	J	
		B50-9504-00	INSTRUCTION MANUAL(S,A,C)	L1		L40-1001-17	SMALL FIXED INDUCTOR(L10UH,K)	J	S	
		B50-9505-00	INSTRUCTION MANUAL(G,D,I)	E		N87-2606-46	BRAZIER HEAD TAPPIE SCREW	J	S	
		B50-9535-00	INSTRUCTION MANUAL(FRENCH)	E		H255-6N(B2)	ZENER DIODE	J	S	
		B50-9556-00	INSTRUCTION MANUAL(FRENCH)	E		HSS104	ZENER DIODE	J	S	
		B50-9558-00	INSTRUCTION MANUAL(G,D,I)	E		MS113	DIODE	J	S	
207	1F	D21-1540-03	EXTENSION SHAFT	T		MS223P	ICCOP AMP X2	J	S	
211	1E	E30-0505-05	AUDIO CORD	91		2SC3246	TRANSISTOR	J	S	
212	1E	E30-1382-05	CORD WITH PLUG	92		2SC1740S(Q,R)	TRANSISTOR	J	S	
212	1E	E30-1382-05	AC POWER CORD	92		2SC945A(Q,P)	TRANSISTOR	J	S	
213	2F	E30-2216-05	AC POWER CORD	93	-5	2SA733A(Q,P)	TRANSISTOR	J	S	
213	2F	E30-2277-05	AC POWER CORD	93	-5	2SA935S(Q,R)	TRANSISTOR	J	S	
213	2F	E30-2284-05	AC POWER CORD	C1		CD PLAYER UNIT (X32-1400-12: K, P, 0-22; M, 2-73: X, T, E)				
213	2F	E30-2423-05	AC POWER CORD	C1		CE04KVA101J	ELECTRO	470UF	10mV	
213	2F	E30-2423-05	FLAT CABLE (22P)	C1		CE04LWA1470M	ELECTRO	470UF	10mV	
237		E31-7045-05		C1		CC45FSU1H30J	CERAMIC	33PF	J	
				C2	,3	CC45FSU1H20C	CERAMIC	2.0PF	C	
				C4		CK5FF1H03Z	CERAMIC	0.10UF	2	
				C5		CC45FSU1H180J	CERAMIC	18PF	J	
				C6		CC45FF1H103Z	CERAMIC	0.010UF	Z	
				C7	,8	CC45FSU1H470J	CERAMIC	470PF	J	
				C9	,10	CC45FSU1H221J	CERAMIC	220PF	J	
				C11		CF92FV1H02J	MF	1000PF	J	
				C12		NP-ELEC				
				C13		C602FV1H84J	NP	0.33UF	50mV	
				C14		CF92FV1H24J	MF	0.18UF	J	
				C14		CB44KVA1470M	ELECTRO	0.7UF	J	
				C15		CB44KVA101M	ELECTRO	470UF	10mV	
				C15		CB44KVA331M	ELECTRO	220F	10mV	
				C16		CC45FSU1H101J	CERAMIC	100PF	J	
				C17	,18	CK45FF1H71K	CERAMIC	470PF	K	
				C18		CE04KVA101M	ELECTRO	100UF	10mV	
				C19		CE04LWA101M	ELECTRO	100UF	10mV	
				C19		CE04KVA101M	ELECTRO	330UF	6.3mV	
				C20		CE04LWA1470M	ELECTRO	330UF	6.3mV	
				C20		CK5FF1H103Z	CERAMIC	0.3mV	S	
				C22		CE04KVA101M	ELECTRO	0.01UF	J	
				C22		CE04LWA101M	ELECTRO	100UF	10mV	
				C23		△ indicates safety critical components.				

E: Scandinavia & Europe K: USA P: Canada
U: PA(Far East, Hawaii) T: England M: Other Areas
S: Singapore made F: France made
X: Australia

J: Japan made S: Singapore made
F: France made
△ indicates safety critical components.

PARTS LIST

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Teile ohne Parts No. werden nicht geliefert.

Ref. No.	Address	Parts No.	Description	Part No.	新規部品	部品番号	部品名／規格	Desti- nation	Re- marks	
DP-1510										
201	1F	A01-1749-01	METALLIC CABINET	226	2F	L01-8661-15	POWER TRANSFORMER	KP	S	
201	1F	A01-1758-01	METALLIC CABINET	226	2F	L01-8662-05	POWER TRANSFORMER	KP	S	
202	3E	A20-5016-12	PANEL	226	2F	L01-8664-05	POWER TRANSFORMER	XTE	S	
203	2E	A22-0146-03	PANEL	9		N89-3008-45	BINDING HEAD TAPPIE SCREW	J	S	
230	2E	A22-1094-03	SUB PANEL ASSY	9		N89-3006-16	BINDING HEAD TAPPIE SCREW	J	S	
206	2G	B4-1-0287-04	KENWOOD BADGE	5		N89-3008-46	BINDING HEAD TAPPIE SCREW	J	S	
233	2G	B01-229-14	DRESSING PLATE	C1	-3	CE04KVA100M	ELECTRO	100UF	35mV	
		B4-0092-03	WARRANTY CARD	C1	-3	CE04KVA100M	ELECTRO	100UF	35mV	
		B4-0096-03	WARRANTY CARD	C4	-5	CE04KVA100M	ELECTRO	470UF	16mV	
		B4-0121-03	WARRANTY CARD	C4	-5	CE04LWA1470M	ELECTRO	470UF	16mV	
		B4-0122-13	WARRANTY CARD	C6		CE04KVA101M	ELECTRO	100UF	10mV	
		B4-0143-03	WARRANTY CARD	C6		CC45FSU1H101J	CERAMIC	100PF	J	
		B51-9502-00	INSTRUCTION MANUAL(FRENCH)	C7		CC45FSU1H03Z	CERAMIC	33PF	J	
		B51-9503-00	INSTRUCTION MANUAL(FRENCH)	L1		CK5FF1H03Z	CERAMIC	2.0PF	C	
		B50-9504-00	INSTRUCTION MANUAL(S,A,C)	E		CC45FSU1H03Z	CERAMIC	0.10UF	2	
		B50-9505-00	INSTRUCTION MANUAL(G,D,I)	E		CC45FSU1H180J	CERAMIC	18PF	J	
		B50-9535-00	INSTRUCTION MANUAL(FRENCH)	E		CC45FF1H103Z	CERAMIC	0.010UF	Z	
		B50-9556-00	INSTRUCTION MANUAL(FRENCH)	E		CC45FSU1H470J	CERAMIC	470PF	J	
		B50-9558-00	INSTRUCTION MANUAL(G,D,I)	E		CC45FSU1H221J	CERAMIC	220PF	J	
		B50-9558-00	INSTRUCTION MANUAL(G,D,I)	E		CF92FV1H02J	MF	1000PF	J	
207	1F	D21-1540-03	EXTENSION SHAFT	T		CD PLAYER UNIT (X32-1400-12: K, P, 0-22; M, 2-73: X, T, E)				
211	1E	E30-0505-05	AUDIO CORD	91		CE04KVA100M	ELECTRO	470UF	10mV	
212	1E	E30-1382-05	CORD WITH PLUG	92		CE04LWA1470M	ELECTRO	470UF	10mV	
212	1E	E30-1382-05	AC POWER CORD	92		CC45FSU1H30J	CERAMIC	33PF	J	
213	2F	E30-2216-05	AC POWER CORD	92		CC45FSU1H20C	CERAMIC	2.0PF	C	
213	2F	E30-2277-05	AC POWER CORD	93	-5	CK5FF1H03Z	CERAMIC	0.10UF	2	
213	2F	E30-2284-05	AC POWER CORD	93	-5	CC45FSU1H03Z	CERAMIC	18PF	J	
213	2F	E30-2423-05	AC POWER CORD	93	-5	CC45FF1H103Z	CERAMIC	0.010UF	Z	
213	2F	E30-2423-05	FLAT CABLE (22P)	237		CC45FSU1H101J	CERAMIC	33PF	J	
				C2	,3	CC45FSU1H20C	CERAMIC	2.0PF	C	
				C4		CK5FF1H03Z	CERAMIC	0.10UF	2	
				C5		CC45FSU1H180J	CERAMIC	18PF	J	
				C6		CC45FF1H103Z	CERAMIC	0.010UF	Z	
				C7	,8	CC45FSU1H470J	CERAMIC	470PF	J	
				C9	,10	CC45FSU1H221J	CERAMIC	220PF	J	
				C11		CF92FV1H02J	MF	1000PF	J	
				C12		NP-ELEC				
				C13		C602FV1H84J	NP	0.33UF	50mV	
				C14		CF92FV1H24J	MF	0.18UF	J	
				C14		CB44KVA1470M	ELECTRO	0.7UF	J	
				C15		CB44KVA101M	ELECTRO	470UF	10mV	
				C15		CB44KVA331M	ELECTRO	220F	10mV	
				C16		CC45FSU1H101J	CERAMIC	100PF	J	
				C17	,18	CK45FF1H71K	CERAMIC	470PF	K	
				C18		CE04KVA101M	ELECTRO	100UF	10mV	
				C19		CE04LWA101M	ELECTRO	100UF	10mV	
				C19		CE04KVA101M	ELECTRO	330UF	6.3mV	
				C20		CE04LWA1470M	ELECTRO	330UF	6.3mV	
				C20		CK5FF1H103Z	CERAMIC	0.3mV	S	
				C22		CE04LWA1470M	ELECTRO	0.01UF	J	
				C22		CE04KVA101M	ELECTRO	100UF	10mV	
				C23		CE04LWA101M	ELECTRO	100UF	10mV	
				C23		△ indicates safety critical components.				
				H25-0330-04		PROTECTION BAG				
				H25-0330-04		KPXTE	J			
				J01-1034-05		FOOT				
				J11-0119-05		WIRE CLAMPER				
				J11-0158-05		UNIT HOLDER				
				J11-2536-05		UNIT HOLDER				
				J19		UNIT HOLDER				
				J19-3180-05		UNIT HOLDER				
				J42-0083-05		POWER CORD BUSHING				
				J42-0083-05		POWER CORD BUSHING				
				J42-0166-05		POWER CORD BUSHING				
				K27-1965-04		KNOB (BUTTON)				
				K27-1965-04		KNOB (BUTTON)				

PARTS LIST

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Telle ohne Parts No. werden nicht geliefert.

Ref. No.	Address	Parts No.	Description	品名 / 规格	Desti- nation	Ref- erence	
参照番号	販路番号	品番	品番	品名	品番	記号	
C24 ,26		CK45FFH1032	CERAMIC ELECTRO	0.010UF 10WV	C95 ,96	2700PF J	
C25 ,26		CEOAKWA101M	ELECTRO	1000UF 10WV	C97 ,98	1000PF J	
C28		CEOAKWA101M	ELECTRO	1000UF 10WV	C99 ,100	0.047UF J	
C29		CF92FVH472J	MF	4700PF J	C101,102	0.012UF J	
		CF92FVH122J	MF	1200PF J	C103,104	1000PF J	
C30		CF92FVH112J	MF	1500PF J	C105,106	1000PF J	
C31		C90-1352-05	NP-ELEC	4.7UF 25WV	C105,106	35WV J	
C32		CF92FVH114J	MF	0.18UF J	C107,108	35WV J	
C34 ,35		CK45FFH1032	CERAMIC	0.010UF 20WV	C107,108	330PF K	
C37		C90-1333-05	NP-ELEC	220UF 20WV	C109,110	330PF K	
C38		CF92FVH223J	MF	0.022UF J	C109,110	25WV J	
C40		CK45FFH1032	CERAMIC	0.010UF 20WV	C111	1000UF 10WV J	
C41		CF92FVH562J	MF	5600PF J	C111	1000UF 10WV S	
C42		CC45FSU1H101J	CERAMIC	100UF J	C112	0.010UF 20WV J	
C43		CK45FFH1032	CERAMIC	0.010UF 20WV	C121,122	0.47UF 50WV J	
C45		CEOAKWV100M	ELECTRO	100UF 35WV	C121	1000UF 20WV S	
C46		CEOAKWV100M	ELECTRO	100UF 35WV	C123,124	2.2UF 50WV J	
C47 ,48		CEOAKWC220M	ELECTRO	220UF 16WV	C123,124	2.2UF 50WV J	
		CEOAKWC220M	ELECTRO	220UF 16WV	C125	1.26KV 16WV J	
		CC5SFCH1H350J	CERAMIC	33PF J	C127,128	330PF K	
C49		CEOAKWA101M	ELECTRO	100UF 10WV	C129,130	0.010UF 20WV J	
C50	-51	CK45FFH1032	CERAMIC	0.010UF 20WV	C131	0.010UF 20WV J	
C52	,53	CK45FFH1032	CERAMIC	0.010UF 20WV	C131	0.010UF 20WV J	
C54	,55	CK45FFH1105K	CERAMIC	1000UF K	C131	0.010UF 20WV J	
C56		CK45FFH223Z	CERAMIC	0.022UF 20WV	CN8	0.010UF 20WV J	
C57	-62	CK45FFH1032	CERAMIC	0.010UF 20WV	S201	0.010UF 20WV J	
C63		CK45FFH1032	ELECTRO	3300UF 16WV	S202	0.010UF 20WV J	
C63		CEOAKWC33M	ELECTRO	3300UF 16WV	S203	0.010UF 20WV J	
C64		CEOAKWV222M	ELECTRO	2200UF 16WV	F29-0072-05	INSULATING COVER XTE	
C64		CEOALWV222M	ELECTRO	2200UF 16WV	E10-2211-05	FLAT CABLE CONNECTOR XTE	
C65		CEOAKWV222M	ELECTRO	47UF 16WV	CN8	0.010UF 20WV J	
C65		CEOALWV222M	ELECTRO	47UF 16WV	E11-0078-05	WIRE CLAMPED MOUNTING HARDWARE S	
C66 ,67		CK45FFH1032	CERAMIC	0.010UF 20WV	J21-5159-04	MOUNTING HARDWARE J	
C68		CEOAKWJ471M	ELECTRO	470UF 6.3WV	J40-1011-17	SMALL FIXED INDUCTOR (100UH, K)	
C68		CEOAKWJ471M	ELECTRO	100UF 10WV	J40-1011-17	SMALL FIXED INDUCTOR (100UH, K)	
C69		CEOAKWA101M	ELECTRO	100UF 10WV	J40-1011-17	SMALL FIXED INDUCTOR (100UH, K)	
C70		CEOAKWVH470J	ELECTRO	47UF 50WV	L77-1144-05	LINE FILTER RESONATOR	
C70		CEOAKWVH470M	ELECTRO	47UF 50WV	L78-0218-05	CRYSTAL RESONATOR	
C71		CK45FFH1032	CERAMIC	0.010UF 20WV	X2	R90-0832-05	MULTIPLE RESISTOR R5 4.7 J 1W
C72		CEOAKWV100M	ELECTRO	10UF 35WV	CP1	RS14KBA4R7J	FL-PROOF RS 4.7 J 1W
C73 ,74		CK45FFH1032	CERAMIC	0.010UF 20WV	R12	R78	FL-PROOF RS 4.7 J 1W
C75		CEOAKWA101M	ELECTRO	100UF 10WV	VR1	R12-508-05	TRIMMING POT. (100K)
C75		CEOAKWA101M	ELECTRO	100UF 10WV	VR2	R12-3130-05	TRIMMING POT. (33K)
C76		CK45FFH1032	CERAMIC	0.010UF 20WV	NR2	R12-3132-05	TRIMMING POT. (47K)
C77		CEOAKWA101M	ELECTRO	100UF 10WV	VR3	R12-3130-05	TRIMMING POT. (10K)
C77		CEOAKWA101M	ELECTRO	100UF 10WV	VR4	R12-3130-05	TRIMMING POT. (33K)
C78		CK45FFH1032	CERAMIC	0.010UF 20WV	VR5	R12-3134-05	TRIMMING POT. (10K)
C79		CF92FVH1032	MF	0.010UF 20WV	VR6	R12-1100-05	TRIMMING POT. (2.2K)
C80		[F74]VH14J	MF	0.04UF 20WV	S6	S40-1064-05	PUSH SWITCH
C91	,92	CF92FVH122K	MF	1200UF K	S21	S40-1064-05	PUSH SWITCH
C91	,94	CF92FVH392J	MF	3900PF J	S25	S40-1064-05	PUSH SWITCH

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Telle ohne Parts No. werden nicht geliefert.

PARTS LIST

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Telle ohne Parts No. werden nicht geliefert.

Ref. No.	Address	Parts No.	Description	品名	Parts No.	品名	Desti- nation	Ref- erence
参照番号	販路番号	品番	品番	品名	品番	品名	記号	記号
C24 ,26		CK45FFH1032	CERAMIC ELECTRO	0.010UF 10WV	C95 ,96	2700PF J		
C25 ,26		CEOAKWA101M	ELECTRO	1000UF 10WV	C97 ,98	1000PF J		
C28		CF92FVH472J	MF	4700PF J	C99 ,100	0.047UF J		
C29		CF92FVH122J	MF	1200PF J	C101,102	0.012UF J		
					C103,104	1000PF J		
C30		CF92FVH112J	MF	1500PF J	C105,106	1000PF J	J	
C31		C90-1352-05	NP-ELEC	4.7UF 25WV	C105,106	35WV J	J	
C32		CF92FVH114J	MF	0.18UF J	C107,108	35WV J	J	
C34 ,35		CK45FFH1032	CERAMIC	0.010UF 20WV	C107,108	330PF K	J	
C37		C90-1333-05	NP-ELEC	220UF 20WV	C109,110	330PF K	J	
C38		CF92FVH223J	MF	0.022UF J	C109,110	25WV J	J	
C40		CK45FFH1032	CERAMIC	0.010UF 20WV	C111	1000UF 10WV J	J	
C41		CF92FVH562J	MF	5600PF J	C111	1000UF 10WV S	S	
C42		CC45FSU1H101J	CERAMIC	100UF J	C112	0.010UF 20WV J	J	
C43		CK45FFH1032	CERAMIC	0.010UF 20WV	C121,122	0.47UF 50WV J	J	
C45		CEOAKWV100M	ELECTRO	100UF 35WV	C121	1000UF 20WV S	S	
C46		CEOAKWV100M	ELECTRO	100UF 35WV	C123,124	2.2UF 50WV J	J	
C47 ,48		CEOAKWC220M	ELECTRO	220UF 16WV	C123,124	2.2UF 50WV J	J	
		CEOAKWC220M	ELECTRO	220UF 16WV	C125	1.26KV 16WV J	J	
		CC5SFCH1H350J	CERAMIC	33PF J	C127,128	330PF K	J	
C49		CEOAKWA101M	ELECTRO	100UF 10WV	C129,130	0.010UF 20WV J	J	
C50	-51	CK45FFH1032	CERAMIC	0.010UF 20WV	C131	0.010UF 20WV J	J	
C52	,53	CK45FFH1032	CERAMIC	0.010UF 20WV	C131	0.010UF 20WV J	J	
C54	,55	CK45FFH1105K	CERAMIC	1000UF K	C131	0.010UF 20WV J	J	
C56		CK45FFH223Z	CERAMIC	0.022UF 20WV	CN8	0.010UF 20WV J	J	
C57	-62	CK45FFH1032	CERAMIC	0.010UF 20WV	S201	0.010UF 20WV J	J	
C63		CK45FFH1032	ELECTRO	3300UF 16WV	S202	0.010UF 20WV J	J	
C63		CEOAKWC33M	ELECTRO	3300UF 16WV	S203	0.010UF 20WV J	J	
C64		CEOAKWV222M	ELECTRO	2200UF 16WV	F29-0072-05	INSULATING COVER XTE	XTE	
C64		CEOALWV222M	ELECTRO	2200UF 16WV	E10-2211-05	FLAT CABLE CONNECTOR XTE	XTE	
C65		CEOAKWV222M	ELECTRO	47UF 16WV	CN8	0.010UF 20WV J	J	
C65		CEOAKWV222M	ELECTRO	47UF 16WV	E11-0078-05	WIRE CLAMPED MOUNTING HARDWARE S	S	
C66 ,67		CK45FFH1032	CERAMIC	0.010UF 20WV	J21-5159-04	MOUNTING HARDWARE J	J	
C68		CEOAKWJ471M	ELECTRO	470UF 6.3WV	J21-5159-04	WIRE CLAMPED MOUNTING HARDWARE J	J	
C68		CEOAKWJ471M	ELECTRO	100UF 10WV	J40-1011-17	SMALL FIXED INDUCTOR (100UH, K)	J	
C69		CEOAKWA101M	ELECTRO	100UF 10WV	J40-1011-17	SMALL FIXED INDUCTOR (100UH, K)	J	
C70		CK45FFH470J	ELECTRO	47UF 50WV	J40-1011-17	SMALL FIXED INDUCTOR (100UH, K)	J	
C70		CEOAKWVH470M	ELECTRO	47UF 50WV	L77-1144-05	CRYSTAL RESONATOR	J	
C71		CK45FFH1032	CERAMIC	0.010UF 20WV	X2	L78-0218-05	RESONATOR	J
C72		CEOAKWV100M	ELECTRO	10UF 35WV	CP1	R90-0832-05	MULTIPLE RESISTOR R5 4.7 J 1W	J
C73 ,74		CK45FFH1032	CERAMIC	0.010UF 20WV	R12	RS14KBA4R7J	FL-PROOF RS 4.7 J 1W	J
C75		CEOAKWA101M	ELECTRO	100UF 10WV	VR1	R12-508-05	TRIMMING POT. (100K)	J
C75		CEOAKWA101M	ELECTRO	100UF 10WV	VR2	R12-3130-05	TRIMMING POT. (33K)	J
C76		CK45FFH1032	CERAMIC	0.010UF 20WV	NR2	R12-3132-05	TRIMMING POT. (47K)	J
C77		CEOAKWA101M	ELECTRO	100UF 10WV	VR3	R12-3136-05	TRIMMING POT. (10K)	J
C77		CEOAKWA101M	ELECTRO	100UF 10WV	VR4	R12-3130-05	TRIMMING POT. (33K)	J
C78		CK45FFH1032	CERAMIC	0.010UF 20WV	VR5	R12-3134-05	TRIMMING POT. (10K)	J
C79		CF92FVH1032	MF	0.010UF 20WV	VR6	R12-1100-05	TRIMMING POT. (2.2K)	J
C80		[F74]VH14J	MF	0.04UF 20WV	S6	S40-1064-05	PUSH SWITCH	J
C91		CF92FVH122K	MF	1200UF K	S21	S40-1064-05	PUSH SWITCH	J
C91		CF92FVH392J	MF	3900PF J	S25	S40-1064-05	PUSH SWITCH	J

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Telle ohne Parts No. werden nicht geliefert.

PARTS LIST

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Telle ohne Parts No. werden nicht geliefert.

Ref. No.	Address	Parts No.	Description	品名	Parts No.	品名	Desti- nation	Ref- erence
参照番号	販路番号	品番	品番	品名	品番	品名	記号	記号
C24 ,26		CK45FFH1032	CERAMIC ELECTRO	0.010UF 10WV	C95 ,96	2700PF J		
C25 ,26		CEOAKWA101M	ELECTRO	1000UF 10WV	C97 ,98	1000PF J		
C28		CF92FVH472J	MF	4700PF J	C99 ,100	0.047UF J		
C29		CF92FVH122J	MF	1200PF J	C101,102	0.012UF J		
					C103,104	1000PF J		
C30		CF92FVH112J	MF	1500PF J	C105,106	1000PF J	J	
C31		C90-1352-05	NP-ELEC	4.7UF 25WV	C105,106	35WV J	J	
C32		CF92FVH114J	MF	0.18UF J	C107,108	35WV J	J	
C34 ,35		CK45FFH1032	CERAMIC	0.010UF 20WV	C107,108	330PF K	J	
C37		C90-1333-05	NP-ELEC	220UF 20WV	C109,110	330PF K	J	
C38		CF92FVH223J	MF	0.022UF J	C109,			

PARTS LIST

★ New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Teile ohne Parts No. werden nicht geliefert.

Ref. No.	Address	New Parts	Part No.	品名番号	Description	規格	Desti- nation (a)	Re- marks (b)
△ S36 S37	1F 1F		S40-1103-05 S31-2131-05	PUSH SWITCH (POWER TYPE) SLIDE SWITCH (POWER TYPE)			J	
D1 -17			HSS104	ZENER DIODE				
D18 -21			1SS133	ZENER DIODE			S	
D22 ,23			55166B	ZENER DIODE			S	
D22 ,23			HSS104	ZENER DIODE			S	
D24 ,25			1SS133	ZENER DIODE			S	
D24 ,25			HZ55.6N(B2)	ZENER DIODE			S	
D26			RDS.65(B2)	ZENER DIODE			S	
D27			55566B	ZENER DIODE			S	
D27			HZ530N(B)	ZENER DIODE			S	
D28			RD30E5(B)	ZENER DIODE			S	
D28			HZ55.6N(B2)	ZENER DIODE			S	
D29			RDS.65(B2)	ZENER DIODE			S	
D30 -32			55566B	ZENER DIODE			S	
D30 -32			HZ530N(B)	ZENER DIODE			S	
D33 -42			RDS.2GS(B2)	ZENER DIODE			S	
D33 -42			HSS104	ZENER DIODE			S	
FL1			ISS133	FLUORESCENT INDICATOR TUBE IC(SERV(6))			S	
IC1			FIP10AM19 TAB101N	IC(POWER AMP Y4)			S	
IC2			NJM205BD	IC(CPU AMP X4)			S	
IC3			TC9201BF	IC(SERVICE PROCESSOR)			S	
IC4			TC9200BF	IC(DATA PROCESSOR)			S	
IC5 -8			LC3518PSL-15	IC(2KX8 RAM)			S	
IC6 -8			NJM455BD	IC(8P AMP X2)			S	
IC9			TC74HC02AP	IC(QUAD 2-INPUT NOR GATE)			S	
IC10			SMB507BP	IC(DUAL D-TYPE FLIP FLOP)			S	
IC11			TC74HC14AP	IC(8P AMP X2)			S	
IC12			NJM455BD	IC(DA CONVERTER)			S	
IC13,14			PCH66P-L-1	IC(2KX8 RAM)			S	
IC15,16			NJM456SD	IC(8P AMP X2)			S	
IC17			UPD75212ACH-099	IC(MICROPROCESSOR)			S	
IC18			M5218P	IC(8P AMP X2)			S	
Q1			DTA124EN	DIGITAL TRANSISTOR			S	
Q2			DTC124EN	DIGITAL TRANSISTOR			S	
Q3			2SC1740S(Q,R)	TRANSISTOR			S	
Q4			2SC455A(Q,P)	TRANSISTOR			S	
Q5			2SC5940A	TRANSISTOR			S	
Q6			2SB7722(Q,P)	TRANSISTOR			S	
Q7			STA41M	TRANSISTOR			S	
Q8			2SC1740S(Q,R)	TRANSISTOR			S	
Q9			2SA1534A	TRANSISTOR			S	
Q10			DTC124EN	DIGITAL TRANSISTOR			S	
Q11			DTA124EN	DIGITAL TRANSISTOR			S	
Q12 ,13			2SA554(L,K)	TRANSISTOR			S	
Q14			2SA554(L,K)	FET			S	
Q15			2SA554(L,K)	TRANSISTOR			S	
Q16			2SC2003L(K)	TRANSISTOR			S	
Q17 ,18			2SC1740S(Q,R)	TRANSISTOR			S	
Q17 ,18			2SC455A(Q,P)	TRANSISTOR			S	
Q19 -22			2SC2878(B)	TRANSISTOR			S	

E: Scandinavia & Europe K: USA P: Canada
U: PDX(Far East, Hawaii) T: England M: Other Areas
UE: AAES(Europe) X: Australia

J: Japan made
S: Singapore made
F: France made
△ indicates safety critical components.

PARTS LIST

★ New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Teile ohne Parts No. werden nicht geliefert.

Ref. No.	Address	New Parts	Part No.	品名番号	Description	規格	Desti- nation (a)	Re- marks (b)
MECHANISM UNIT (X92-1300-04): Japan made								
1		1A	A11-0278-03	SUB CHASSIS			J	
			D40-0837-05	MECHANISM ASSY			S	
			D02-0086-08	TURNTABLE PLATTER			S	
			D10-2227-03	SLEIDER			S	
			D00-2249-04	ROD			S	
			D13-0722-04	GEAR			S	
			D13-0723-04	GEAR			S	
			D13-0724-03	GEAR			S	
			D13-0745-08	GEAR			S	
			D13-0746-08	GEAR			S	
			D13-0747-14	GEAR			S	
			D15-0284-04	MOTOR PULLEY			S	
			D16-0191-04	BELT			S	
			E31-4183-15	WIRING HARNESS			S	
			E31-0845-15	WIRING HARNESS			S	
			F07-0546-08	COVER			S	
			F19-0593-04	BLIND PLATE			S	
			F31-0182-04	REINFORCING HARDWARE			S	
			G01-2309-08	COMPRESSION SPRING			S	
			G02-0493-04	FLAT SPRING			S	
			G02-0494-04	FLAT SPRING			S	
			G02-0495-08	FLAT SPRING			S	
			G01-391-08	COMPRESSION SPRING			S	
			G01-2392-08	COMPRESSION SPRING			S	
			J02-0386-04	FOOT			S	
			J11-0130-03	CLAMPER			S	
			J11-0134-03	WIRE CLAMPER			S	
			J19-3165-03	HOLDER			S	
			J02-1027-05	INSULATOR			S	
			J28				S	
			J31				S	
			J42-0170-08	BUSHING			S	
			J50-0617-03	GUIDE			S	
			J59-0618-03	GUIDE			S	
			J90-0623-08	RAIL			S	
			J90-0624-08	GUIDE			S	
			J91-0393-05	PICKUP			S	
			J99-0053-01	TRAY			S	
			J61-0081-05	WIRE BAND			S	
			J19-0891-04	FLAT WASHER			S	
			J19-1170-04	FLAT WASHER			S	
			J19-1179-05	FLAT WASHER			S	
			N09-2613-05	SEMS (TAPITE SCREW)			S	
			N09-2627-05	MACHINE SCREW			S	
			N09-2680-05	MACHINE SCREW			S	
			N09-2628-05	MACHINE SCREW			S	
			N84-2004-46	PAN HEAD TIPITE SCREW			S	
			N39-2025-46	PAN HEAD MACHINE SCREW			S	
			N39-2035-45	PAN HEAD MACHINE SCREW			S	
			N89-2606-46	BINDING HEAD TAPITE SCREW			S	
			N89-3010-46	BINDING HEAD TAPITE SCREW			S	

J: Japan made
S: Singapore made
F: France made
△ indicates safety critical components.

E: Scandinavia & Europe K: USA P: Canada
U: PDX(Far East, Hawaii) T: England M: Other Areas
UE: AAES(Europe) X: Australia

PARTS LIST

Parts * New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Teile ohne Parts No. werden nicht geliefert.

Ref. No.	參照番号	Address	New Parts No.	舊品番号	Description	部品名／規格	Desti- nation	Re- marks
	位 置	位 置			(3X8)		仕	向
9	2B		N09-5222-05		SET SCREW		S	
			546-1122-05	533-1060-05	LEAF SWITCH		S	
			542-0483-05	542-0495-05	LEVER ROTARY SWITCH		S	
			542-0496-05	542-0497-08	DC MOTOR		S	
			542-0497-08	F50-036-04	DC MOTOR ASSY		S	
			542-0497-08	F50-036-04	MOTOR ASSY		S	
			542-0497-08	F50-036-04	NUKE		S	
			542-0497-08	F50-036-04	MAGNET		S	
			542-0497-08	F50-036-04	CONTROL CIRCUIT UNIT		S	
					MECHANISM ASSY (X92-1340-00) : Singapore made			
					SUB CHASSIS ASSY			
					SUB CHASSIS ASSY			
					STOPPER IN REST			
					RED			
					CONTROL CIR			
					DRIVE GEAR			
					GEAR			
					LOADING PLATE			
					GEAR (A)			
					GEAR (B)			
					GEAR (C)			
					GEAR (D)			
					GEAR (E)			
					GEAR (F)			
					GEAR (G)			
					GEAR (H)			
					GEAR (I)			
					GEAR (J)			
					GEAR (K)			
					GEAR (L)			
					GEAR (M)			
					GEAR (N)			
					GEAR (O)			
					GEAR (P)			
					GEAR (Q)			
					GEAR (R)			
					GEAR (S)			
					GEAR (T)			
					GEAR (U)			
					GEAR (V)			
					GEAR (W)			
					GEAR (X)			
					GEAR (Y)			
					GEAR (Z)			
					GEAR (AA)			
					GEAR (BB)			
					GEAR (CC)			
					GEAR (DD)			
					GEAR (EE)			
					GEAR (FF)			
					GEAR (GG)			
					GEAR (HH)			
					GEAR (II)			
					GEAR (JJ)			
					GEAR (KK)			
					GEAR (LL)			
					GEAR (MM)			
					GEAR (NN)			
					GEAR (OO)			
					GEAR (PP)			
					GEAR (QQ)			
					GEAR (RR)			
					GEAR (TT)			
					GEAR (UU)			
					GEAR (VV)			
					GEAR (WW)			
					GEAR (XX)			
					GEAR (YY)			
					GEAR (ZZ)			
					GEAR (AA)			
					GEAR (BB)			
					GEAR (CC)			
					GEAR (DD)			
					GEAR (EE)			
					GEAR (FF)			
					GEAR (GG)			
					GEAR (HH)			
					GEAR (II)			
					GEAR (JJ)			
					GEAR (KK)			
					GEAR (LL)			
					GEAR (MM)			
					GEAR (NN)			
					GEAR (OO)			
					GEAR (PP)			
					GEAR (QQ)			
					GEAR (RR)			
					GEAR (TT)			
					GEAR (UU)			
					GEAR (VV)			
					GEAR (WW)			
					GEAR (XX)			
					GEAR (YY)			
					GEAR (ZZ)			
					GEAR (AA)			
					GEAR (BB)			
					GEAR (CC)			
					GEAR (DD)			
					GEAR (EE)			
					GEAR (FF)			
					GEAR (GG)			
					GEAR (HH)			
					GEAR (II)			
					GEAR (JJ)			
					GEAR (KK)			
					GEAR (LL)			
					GEAR (MM)			
					GEAR (NN)			
					GEAR (OO)			
					GEAR (PP)			
					GEAR (QQ)			
					GEAR (RR)			
					GEAR (TT)			
					GEAR (UU)			
					GEAR (VV)			
					GEAR (WW)			
					GEAR (XX)			
					GEAR (YY)			
					GEAR (ZZ)			
					GEAR (AA)			
					GEAR (BB)			
					GEAR (CC)			
					GEAR (DD)			
					GEAR (EE)			
					GEAR (FF)			
					GEAR (GG)			
					GEAR (HH)			
					GEAR (II)			
					GEAR (JJ)			
					GEAR (KK)			
					GEAR (LL)			
					GEAR (MM)			
					GEAR (NN)			
					GEAR (OO)			
					GEAR (PP)			
					GEAR (QQ)			
					GEAR (RR)			
					GEAR (TT)			
					GEAR (UU)			
					GEAR (VV)			
					GEAR (WW)			
					GEAR (XX)			
					GEAR (YY)			
					GEAR (ZZ)			
					GEAR (AA)			
					GEAR (BB)			
					GEAR (CC)			
					GEAR (DD)			
					GEAR (EE)			
					GEAR (FF)			
					GEAR (GG)			
					GEAR (HH)			
					GEAR (II)			
					GEAR (JJ)			
					GEAR (KK)			
					GEAR (LL)			
					GEAR (MM)			
					GEAR (NN)			
					GEAR (OO)			
					GEAR (PP)			
					GEAR (QQ)			
					GEAR (RR)			
					GEAR (TT)			
					GEAR (UU)			
					GEAR (VV)			
					GEAR (WW)			
					GEAR (XX)			
					GEAR (YY)			
					GEAR (ZZ)			
					GEAR (AA)			
					GEAR (BB)			
					GEAR (CC)			
					GEAR (DD)			
					GEAR (EE)			
					GEAR (FF)			
					GEAR (GG)			
					GEAR (HH)			
					GEAR (II)			
					GEAR (JJ)			
					GEAR (KK)			
					GEAR (LL)			
					GEAR (MM)			
					GEAR (NN)			
					GEAR (OO)			
					GEAR (PP)			
					GEAR (QQ)			
					GEAR (RR)			
					GEAR (TT)			
					GEAR (UU)			
					GEAR (VV)			
					GEAR (WW)			
					GEAR (XX)			
					GEAR (YY)			
					GEAR (ZZ)			
					GEAR (AA)			
					GEAR (BB)			
					GEAR (CC)			
					GEAR (DD)			
					GEAR (EE)			
					GEAR (FF)			
					GEAR (GG)			
					GEAR (HH)			
					GEAR (II)			
					GEAR (JJ)			
					GEAR (KK)			
					GEAR (LL)			
					GEAR (MM)			
					GEAR (NN)			
					GEAR (OO)			
					GEAR (PP)			
					GEAR (QQ)			
					GEAR (RR)			
					GEAR (TT)			
					GEAR (UU)			
					GEAR (VV)			
					GEAR (WW)			
					GEAR (XX)			
					GEAR (YY)			
					GEAR (ZZ)			
					GEAR (AA)			
					GEAR (BB)			
					GEAR (CC)			
					GEAR (DD)			
					GEAR (EE)			
					GEAR (FF)			
					GEAR (GG)			
					GEAR (HH)			
					GEAR (II)			
					GEAR (JJ)			
					GEAR (KK)			
					GEAR (LL)			
					GEAR (MM)			
					GEAR (NN)			
					GEAR (OO)			
					GEAR (PP)			
					GEAR (QQ)			
					GEAR (RR)			
					GEAR (TT)			
					GEAR (UU)			
					GEAR (VV)			
					GEAR (WW)			
					GEAR (XX)			
					GEAR (YY)			
					GEAR (ZZ)			
					GEAR (AA)			
					GEAR (BB)			
					GEAR (CC)			
					GEAR (DD)			
					GEAR (EE)			
					GEAR (FF)			
					GEAR (GG)			
					GEAR (HH)			
					GEAR (II)			
					GEAR (JJ)			
					GEAR (KK)			
					GEAR (LL)			
					GEAR (MM)			
					GEAR (NN)			
					GEAR (OO)			

P. Canada
M: Other Areas
Y: Australia

PARTS LIST

I AIIU EIS

Parts without Parts No. are not supplied.
Les articles non mentionnés dans le Parts No. ne sont pas fournis.
Teile ohne Parts No. werden nicht geliefert.

x New Parts

Ref. No.	Address	New Parts No.	Parts No.	Description	Desti- nation marks
參照番号	位位置番号	部品番号	部品番号	部品名 / 规 格	仕向 番号
1	10	J19-3148-08	J19-3148-08	HOLDER (FRONT)	
4	20	J50-022-06	J50-022-06	PRINTED WIRING BOARD (FRONT)	
46	20	J50-022-06	J50-022-06	SPACER	
47	20	J51-016-08	J51-016-08	SPACER	
48	20	J51-016-08	J51-016-08	SPACER	
9	10	J19-3148-08	J19-3148-08	BUSHING	
10	10	J19-001-08	J19-001-08	BUSHING	(FRONT)
31	10	J50-022-06	J50-022-06	GUIDE	(REAR)
32	10	J50-022-06	J50-022-06	GUIDE	(SLIDE)
33	10	J90-0140-01	J90-0140-01	PICK UP	
34	10	J9-005-01	J9-005-01	TRAY	
35	10	J9-005-01	J9-005-01	CLIPPER	
36	10	J6-001-01	J6-001-01	TIRE BAND	
37	10	J1-111-01	J1-111-01	FLAT WASHER	
38	10	J1-112-01	J1-112-01	FLAT WASHER	
39	10	J1-113-01	J1-113-01	FLAT WASHER	
40	10	J1-114-01	J1-114-01	FLAT WASHER	
41	10	J1-115-01	J1-115-01	FLAT WASHER	
42	10	J1-116-01	J1-116-01	FLAT WASHER	
43	10	J1-117-01	J1-117-01	FLAT WASHER	
44	10	J1-118-01	J1-118-01	FLAT WASHER	
45	10	J1-119-01	J1-119-01	FLAT WASHER	
46	10	J1-120-01	J1-120-01	FLAT WASHER	
47	10	J1-121-01	J1-121-01	FLAT WASHER	
48	10	J1-122-01	J1-122-01	FLAT WASHER	
49	10	J1-123-01	J1-123-01	FLAT WASHER	
50	10	J1-124-01	J1-124-01	FLAT WASHER	
51	10	J1-125-01	J1-125-01	FLAT WASHER	
52	10	J1-126-01	J1-126-01	FLAT WASHER	
53	10	J1-127-01	J1-127-01	FLAT WASHER	
54	10	J1-128-01	J1-128-01	FLAT WASHER	
55	10	J1-129-01	J1-129-01	FLAT WASHER	
56	10	J1-130-01	J1-130-01	FLAT WASHER	
57	10	J1-131-01	J1-131-01	FLAT WASHER	
58	10	J1-132-01	J1-132-01	FLAT WASHER	
59	10	J1-133-01	J1-133-01	FLAT WASHER	
60	10	J1-134-01	J1-134-01	FLAT WASHER	
61	10	J1-135-01	J1-135-01	FLAT WASHER	
62	10	J1-136-01	J1-136-01	FLAT WASHER	
63	10	J1-137-01	J1-137-01	FLAT WASHER	
64	10	J1-138-01	J1-138-01	FLAT WASHER	
65	10	J1-139-01	J1-139-01	FLAT WASHER	
66	10	J1-140-01	J1-140-01	FLAT WASHER	
67	10	J1-141-01	J1-141-01	FLAT WASHER	
68	10	J1-142-01	J1-142-01	FLAT WASHER	
69	10	J1-143-01	J1-143-01	FLAT WASHER	
70	10	J1-144-01	J1-144-01	FLAT WASHER	
71	10	J1-145-01	J1-145-01	FLAT WASHER	
72	10	J1-146-01	J1-146-01	FLAT WASHER	
73	10	J1-147-01	J1-147-01	FLAT WASHER	
74	10	J1-148-01	J1-148-01	FLAT WASHER	
75	10	J1-149-01	J1-149-01	FLAT WASHER	
76	10	J1-150-01	J1-150-01	FLAT WASHER	
77	10	J1-151-01	J1-151-01	FLAT WASHER	
78	10	J1-152-01	J1-152-01	FLAT WASHER	
79	10	J1-153-01	J1-153-01	FLAT WASHER	
80	10	J1-154-01	J1-154-01	FLAT WASHER	
81	10	J1-155-01	J1-155-01	FLAT WASHER	
82	10	J1-156-01	J1-156-01	FLAT WASHER	
83	10	J1-157-01	J1-157-01	FLAT WASHER	
84	10	J1-158-01	J1-158-01	FLAT WASHER	
85	10	J1-159-01	J1-159-01	FLAT WASHER	
86	10	J1-160-01	J1-160-01	FLAT WASHER	
87	10	J1-161-01	J1-161-01	FLAT WASHER	
88	10	J1-162-01	J1-162-01	FLAT WASHER	
89	10	J1-163-01	J1-163-01	FLAT WASHER	
90	10	J1-164-01	J1-164-01	FLAT WASHER	
91	10	J1-165-01	J1-165-01	FLAT WASHER	
92	10	J1-166-01	J1-166-01	FLAT WASHER	
93	10	J1-167-01	J1-167-01	FLAT WASHER	
94	10	J1-168-01	J1-168-01	FLAT WASHER	
95	10	J1-169-01	J1-169-01	FLAT WASHER	
96	10	J1-170-01	J1-170-01	FLAT WASHER	
97	10	J1-171-01	J1-171-01	FLAT WASHER	
98	10	J1-172-01	J1-172-01	FLAT WASHER	
99	10	J1-173-01	J1-173-01	FLAT WASHER	
100	10	J1-174-01	J1-174-01	FLAT WASHER	
101	10	J1-175-01	J1-175-01	FLAT WASHER	
102	10	J1-176-01	J1-176-01	FLAT WASHER	
103	10	J1-177-01	J1-177-01	FLAT WASHER	
104	10	J1-178-01	J1-178-01	FLAT WASHER	
105	10	J1-179-01	J1-179-01	FLAT WASHER	
106	10	J1-180-01	J1-180-01	FLAT WASHER	
107	10	J1-181-01	J1-181-01	FLAT WASHER	
108	10	J1-182-01	J1-182-01	FLAT WASHER	
109	10	J1-183-01	J1-183-01	FLAT WASHER	
110	10	J1-184-01	J1-184-01	FLAT WASHER	
111	10	J1-185-01	J1-185-01	FLAT WASHER	
112	10	J1-186-01	J1-186-01	FLAT WASHER	
113	10	J1-187-01	J1-187-01	FLAT WASHER	
114	10	J1-188-01	J1-188-01	FLAT WASHER	
115	10	J1-189-01	J1-189-01	FLAT WASHER	
116	10	J1-190-01	J1-190-01	FLAT WASHER	
117	10	J1-191-01	J1-191-01	FLAT WASHER	
118	10	J1-192-01	J1-192-01	FLAT WASHER	
119	10	J1-193-01	J1-193-01	FLAT WASHER	
120	10	J1-194-01	J1-194-01	FLAT WASHER	
121	10	J1-195-01	J1-195-01	FLAT WASHER	
122	10	J1-196-01	J1-196-01	FLAT WASHER	
123	10	J1-197-01	J1-197-01	FLAT WASHER	
124	10	J1-198-01	J1-198-01	FLAT WASHER	
125	10	J1-199-01	J1-199-01	FLAT WASHER	
126	10	J1-200-01	J1-200-01	FLAT WASHER	
127	10	J1-201-01	J1-201-01	FLAT WASHER	
128	10	J1-202-01	J1-202-01	FLAT WASHER	
129	10	J1-203-01	J1-203-01	FLAT WASHER	
130	10	J1-204-01	J1-204-01	FLAT WASHER	
131	10	J1-205-01	J1-205-01	FLAT WASHER	
132	10	J1-206-01	J1-206-01	FLAT WASHER	
133	10	J1-207-01	J1-207-01	FLAT WASHER	
134	10	J1-208-01	J1-208-01	FLAT WASHER	
135	10	J1-209-01	J1-209-01	FLAT WASHER	
136	10	J1-210-01	J1-210-01	FLAT WASHER	
137	10	J1-211-01	J1-211-01	FLAT WASHER	
138	10	J1-212-01	J1-212-01	FLAT WASHER	
139	10	J1-213-01	J1-213-01	FLAT WASHER	
140	10	J1-214-01	J1-214-01	FLAT WASHER	
141	10	J1-215-01	J1-215-01	FLAT WASHER	
142	10	J1-216-01	J1-216-01	FLAT WASHER	
143	10	J1-217-01	J1-217-01	FLAT WASHER	
144	10	J1-218-01	J1-218-01	FLAT WASHER	
145	10	J1-219-01	J1-219-01	FLAT WASHER	
146	10	J1-220-01	J1-220-01	FLAT WASHER	
147	10	J1-221-01	J1-221-01	FLAT WASHER	
148	10	J1-222-01	J1-222-01	FLAT WASHER	
149	10	J1-223-01	J1-223-01	FLAT WASHER	
150	10	J1-224-01	J1-224-01	FLAT WASHER	
151	10	J1-225-01	J1-225-01	FLAT WASHER	
152	10	J1-226-01	J1-226-01	FLAT WASHER	
153	10	J1-227-01	J1-227-01	FLAT WASHER	
154	10	J1-228-01	J1-228-01	FLAT WASHER	
155	10	J1-229-01	J1-229-01	FLAT WASHER	
156	10	J1-230-01	J1-230-01	FLAT WASHER	
157	10	J1-231-01	J1-231-01	FLAT WASHER	
158	10	J1-232-01	J1-232-01	FLAT WASHER	
159	10	J1-233-01	J1-233-01	FLAT WASHER	
160	10	J1-234-01	J1-234-01	FLAT WASHER	
161	10	J1-235-01	J1-235-01	FLAT WASHER	
162	10	J1-236-01	J1-236-01	FLAT WASHER	
163	10	J1-237-01	J1-237-01	FLAT WASHER	
164	10	J1-238-01	J1-238-01	FLAT WASHER	
165	10	J1-239-01	J1-239-01	FLAT WASHER	
166	10	J1-240-01	J1-240-01	FLAT WASHER	
167	10	J1-241-01	J1-241-01	FLAT WASHER	
168	10	J1-242-01	J1-242-01	FLAT WASHER	
169	10	J1-243-01	J1-243-01	FLAT WASHER	
170	10	J1-244-01	J1-244-01	FLAT WASHER	
171	10	J1-245-01	J1-245-01	FLAT WASHER	
172	10	J1-246-01	J1-246-01	FLAT WASHER	
173	10	J1-247-01	J1-247-01	FLAT WASHER	
174	10	J1-248-01	J1-248-01	FLAT WASHER	
175	10	J1-249-01	J1-249-01	FLAT WASHER	
176	10	J1-250-01	J1-250-01	FLAT WASHER	
177	10	J1-251-01	J1-251-01	FLAT WASHER	
178	10	J1-252-01	J1-252-01	FLAT WASHER	
179	10	J1-253-01	J1-253-01	FLAT WASHER	
180	10	J1-254-01	J1-254-01	FLAT WASHER	
181	10	J1-255-01	J1-255-01	FLAT WASHER	
182	10	J1-256-01	J1-256-01	FLAT WASHER	
183	10	J1-257-01	J1-257-01	FLAT WASHER	
184	10	J1-258-01	J1-258-01	FLAT WASHER	
185	10	J1-259-01	J1-259-01	FLAT WASHER	
186	10	J1-260-01	J1-260-01	FLAT WASHER	
187	10	J1-261-01	J1-261-01	FLAT WASHER	
188	10	J1-262-01	J1-262-01	FLAT WASHER	
189	10	J1-263-01	J1-263-01	FLAT WASHER	
190	10	J1-264-01	J1-264-01	FLAT WASHER	
191	10	J1-265-01	J1-265-01	FLAT WASHER	
192	10	J1-266-01	J1-266-01	FLAT WASHER	
193	10	J1-267-01	J1-267-01	FLAT WASHER	
194	10	J1-268-01	J1-268-01	FLAT WASHER	
195	10	J1-269-01	J1-269-01	FLAT WASHER	
196	10	J1-270-01	J1-270-01	FLAT WASHER	
197	10	J1-271-01	J1-271-01	FLAT WASHER	
198	10	J1-272-01	J1-272-01	FLAT WASHER	
199	10	J1-273-01	J1-273-01	FLAT WASHER	
200	10	J1-274-01	J1-274-01	FLAT WASHER	
201	10	J1-275-01	J1-275-01	FLAT WASHER	
202	10	J1-276-01	J1-276-01	FLAT WASHER	
203	10	J1-277-01	J1-277-01	FLAT WASHER	
204	10	J1-278-01	J1-278-01	FLAT WASHER	
205	10	J1-279-01	J1-279-01	FLAT WASHER	
206	10	J1-280-01	J1-280-01	FLAT WASHER	
207	10	J1-281-01	J1-281-01	FLAT WASHER	
208	10	J1-282-01	J1-282-01	FLAT WASHER	
209	10	J1-283-01	J1-283-01	FLAT WASHER	
210	10	J1-284-01	J1-284-01	FLAT WASHER	
211	10	J1-285-01	J1-285-01	FLAT WASHER	
212	10	J1-286-01	J1-286-01	FLAT WASHER	
213	10	J1-287-01	J1-287-01	FLAT WASHER	
214	10	J1-288-01	J1-288-01	FLAT WASHER	
215	10	J1-289-01	J1-289-01	FLAT WASHER	
216	10	J1-290-01	J1-290-01	FLAT WASHER	
217	10	J1-291-01	J1-291-01	FLAT WASHER	
218	10	J1-292-01	J1-292-01	FLAT WASHER	
219	10	J1-293-01	J1-293-01	FLAT WASHER	
220	10	J1-294-01	J1-294-01	FLAT WASHER	
221	10	J1-295-01	J1-295-01	FLAT WASHER	
222	10	J1-296-01	J1-296-01	FLAT WASHER	
223	10	J1-297-01	J1-297-01	FLAT WASHER	
224	10	J1-298-01	J1-298-01	FLAT WASHER	
225	10	J1-299-01	J1-299-01	FLAT WASHER	
226	10	J1-300-01	J1-300-01	FLAT WASHER	
227	10	J1-301-01	J1-301-01	FLAT WASHER	
228	10	J1-302-01	J1-302-01	FLAT WASHER	
229	10	J1-303-01	J1-303-01	FLAT WASHER	
230	10	J1-304-01	J1-304-0		

S: Singapore made **F:** France made
P: Canada **M:** Other Areas
 indicates safety critical components

DP-1510

SPECIFICATIONS

[Format]

Type:	Compact disc player	Power consumption:	12 W
Read system:	Non-contact optical pickup	Dimensions:	W:440 mm (17-5/16") H:108 mm (4-1/4") D:262 mm (10-5/16")
Rotational speed:	About 200 to 500 rpm	Weight:	3.8 kg (8.4 lb)

[General]

	DP-3010	DP-2010	DP-1510
Frequency response:	10 Hz ~ 20 kHz ± 1 dB	10 Hz ~ 20 kHz ± 1 dB	10 Hz ~ 20 kHz ± 1 dB
Signal-to-noise ratio:	more than 100 dB	more than 100 dB	more than 100 dB
Total harmonic distortion:	0.007% at 1 kHz	0.008% at 1 kHz	0.008% at 1 kHz
Channel separation:	more than 96 dB at 1 kHz	more than 96 dB at 1 kHz	more than 96 dB at 1 kHz
Wow flutter:	Below measurable limit	Below measurable limit	Below measurable limit
Output level/Impedance			
Line output:	1.2 V/1 kΩ	1.2 V/1 kΩ	1.2 V/1 kΩ
Headphone:	31 mW/32 Ω	31 mW/32 Ω	31 mW/32 Ω

Note: KENWOOD follows a policy of continuous development. For this reason specifications may be changed without notice.

KENWOOD CORPORATION

Shionogi Showa Building, 1/F, 2-chome Shimbashi, Minato-ku, Tokyo 105, Japan

KENWOOD U.S.A. CORPORATION
2201 East Dominguez Street, Long Beach, CA 90810;
550 Clark Drive, Mount Olive, NJ 07828, U.S.A.

KENWOOD ELECTRONICS CANADA INC.
PO BOX 1075 860 Gage Court, Mississauga, Ontario, Canada L4T 4C2

TRIO-KENWOOD U.K. LIMITED
17 Bush Road, The Metropole Centre, Gillingham, Medway, ME8 8UP, England

KENWOOD ELECTRONICS BENELUX N.V.
Mechelsesteenweg 418 B-1930 Zaventem, Belgium

KENWOOD ELECTRONICS DEUTSCHLAND GMBH
Hannsburger Str. 15, 80538 Muenchen, West Germany

TRIO-KENWOOD FRANCE S.A.
13 Boulevard Ney, 75018 Paris, France

KENWOOD LINEAR S.P.A.
20125 MILANO, VIA SO. ITALY

KENWOOD ELECTRONICS AUSTRALIA PTY LTD. INCORPORATED IN NSW
46 Woodstock Place, Lane Cove, NSW 2066 Australia
KENWOOD & LEE ELECTRONICS LTD
Wang Kee Building, 4th Floor, 34-37 Connaught Road, Central, Hong Kong